

QSFP-DD MSA**QSFP-DD/QSFP-DD800/QSFP112 Hardware Specification**

for

QSFP DOUBLE DENSITY 8X AND QSFP 4X PLUGGABLE TRANSCEIVERS

Revision 6.01

May 28, 2021

Abstract: This specification defines: the electrical and optical connectors, electrical signals and power supplies, mechanical and thermal requirements of the pluggable QSFP Double Density (QSFP-DD/QSFP-DD800) and the QSFP112 module in the classic 4-lanes QSFP form factor, connector and cage system. This document provides a common specification for systems manufacturers, system integrators, and suppliers of modules.

POINTS OF CONTACT:

Ali Ghiasi (Technical Editor)
Ghiasi Quantum
19947 Lindenbrook Lane
Cupertino, CA 95014
ali at ghiasiquantum dot com

Mark Nowell (Co-Chair)
Cisco
170 West Tasman Dr
San Jose, CA 95134
mnowell at cisco dot com

Scott Sommers (Co-Chair)
Molex
2222 Wellington Court
Lisle, IL 60532-1682
scott.sommers at molex dot com

Website:

www.QSFP-DD.com

Limitation on use of Information:

This specification is provided "**AS IS**" with **NO WARRANTIES** whatsoever and therefore the provision of this specification does not include any warranty of merchantability, noninfringement, fitness for a particular purpose, or any other warranty otherwise arising out of any proposal, specification or sample. The authors further disclaim all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

Permissions:

You are authorized to download, reproduce and distribute this document. All other rights are reserved. The provision of this document should not be construed as the granting of any right to practice, make, use or otherwise develop products that are based on the document. Any and all IP rights related to this document and the designs disclosed within, except for the rights expressly mentioned above, are reserved by the respective owners of those IP rights.

Dedication:

The members of the QSFP-DD MSA would like to acknowledge the contributions of Mr. Edmund Poh. He was an excellent engineer; his technical skills and collaborative attitude will be missed.

The following are Promoter member companies of the QSFP-DD MSA.

Broadcom	Foxconn Interconnect Technology	Lumentum
Cisco	Huawei	Nvidia
Corning	Intel	Molex
II-VI	Juniper Networks	TE Connectivity

The following are contributing member companies of the QSFP-DD MSA.

ACON	H3C	Nokia
Alibaba Group	Hisense Broadband	Panduit
Amphenol	Hitachi Metals	PHY-SI
Applied Optoelectronics	Hewlett Packard Enterprise	Ranovus
Apresia	Infinera	Samtec
Celestica	InnoLight	Semtech
Ciena	Innovium	Senko
CIG	JPC	Sicoya
ColorChip	Keysight Technologies	The Siemon Company
Credo	Leoni	Skorpios
Dell Technologies	Lorom Cable Connection	Source Photonics
Delta Products	Luxshare ICT	Spectra7 Microsystems
Dust Photonics	Macom	Spirent
Eoptolink	Marvell	Sumitomo Electric
Fourte	MaxLinear	US Conec
Fujitsu Optical Components	MultiLane	Xilinx
Genesis Connected Solutions	NeoPhotonics	Yamaichi

Change History:

Revision	Date	Changes
1.0	Sept 19, 2016	First public release
2.0	March 13, 2017	Second public release
3.0	Sept 19, 2017	Third public release
4.0	Sept 18, 2018	Fourth public release, Additions of thermal chapter 8, synchronous clocking in 4.9, Mechanical updates.
5.0	July 9, 2019	Fifth public release, Added Module type 2A, changes to latch and cage drawings, added ePPS contact, updated power supply testing, added BiDi optical port assignments.
5.1	August 7, 2020	6 th public release, Chapter 7-Management Interface is now part of Chapter 4. Port mapping, optical connectors, and module color coding moved into a new Chapter-5.
6.0	May 20, 2021	7 th public release, chapters for QSFP-DD800 and QSFP112 Mechanical and Board Definitions are added. Chapter for QSFP112 Electrical and management timing added. Updated power supply test method and module power rating increased to 25 W. Module power contact rating increased from 1 A to 1.5 A. Programmable/Vendor specifics and ePPS/Clock contacts definitions are added. Normative connector performance appendix A added.
6.01	May 28, 2021	8 th public release, reinstated text inadvertently deleted in PCB notes in section 7.5 and 8.3, inadvertent change to a dimension in Figure 56 corrected.

Foreword

The development work on this specification was done by the QSFP-DD MSA, an industry group. The membership of the committee since its formation on Feb 2016 has included a mix of companies which are leaders across the industry.

1
2
3

TABLE of CONTENTS

4	1	Scope	10
5	1.1	<i>Description of Chapters</i>	10
6	2	References and Acronyms.....	11
7	2.1	<i>Reference Standards and Specifications</i>	11
8	2.2	<i>SFF Specifications:</i>	11
9	2.3	<i>Acronyms and abbreviations</i>	12
10	2.4	<i>Document Source</i>	12
11	3	Introduction.....	13
12	3.1	<i>Document Overview and Organization</i>	13
13	3.2	<i>Applications</i>	14
14	3.3	<i>Module management and control</i>	14
15	4	QSFP-DD/QSFP-DD800 Electrical Specification and Management Interface Timing	15
16	4.1	<i>Electrical Connector</i>	15
17	4.2	<i>Low Speed Electrical Hardware Signals</i>	19
18	4.2.1	ModSelL	19
19	4.2.2	ResetL.....	19
20	4.2.3	LPMoDe/TxDis	19
21	4.2.4	ModPrsL.....	20
22	4.2.5	IntL/RxLOSL.....	20
23	4.2.6	Programmable/Vendor Specific (Optional).....	20
24	4.2.7	ePPS/Clock PTP Reference Clock (Optional).....	20
25	4.3	<i>Examples of QSFP-DD/QSFP-DD800 Host Board Schematic</i>	21
26	4.4	<i>Low Speed Electrical Specification</i>	25
27	4.4.1	TWI Logic Levels and Bus Loading.....	25
28	4.5	<i>Management Interface</i>	26
29	4.5.1	Management Interface Timing Specification	27
30	4.5.1.1	Bus timing tBUF	29
31	4.5.1.2	Bus timing tWR.....	29
32	4.5.1.3	Bus timing tNACK.....	30
33	4.5.1.4	Bus timing tBPC	30
34	4.5.2	Timing for soft control and status functions.....	32
35	4.6	<i>High Speed Electrical Specification</i>	34
36	4.6.1	Rx(n)(p/n)	34
37	4.6.2	Tx(n)(p/n)	34
38	4.7	<i>Power Requirements</i>	35
39	4.7.1	Power Classes and Maximum Power Consumption	35
40	4.7.2	Host Board Power Supply Filtering	36
41	4.7.3	Module Power Supply Specification	36
42	4.7.4	Host Board Power Supply Noise Output	38

1	4.7.5	Module Power Supply Noise Output	39
2	4.7.6	Module Power Supply Noise Tolerance	40
3	4.8	<i>ESD</i>	40
4	4.9	<i>Clocking Considerations</i>	41
5	4.9.1	Data Path Description.....	41
6	4.9.2	TX Clocking Considerations	41
7	4.9.3	Rx Clocking Considerations.....	41
8	5	QSFP112 Electrical Specification and Management Interface Timing	42
9	5.1	<i>QSFP112 Electrical Connector</i>	42
10	5.2	<i>QSFP112 Low Speed Electrical Hardware Signals</i>	45
11	5.2.1	ModSelL	45
12	5.2.2	ResetL.....	45
13	5.2.3	LPMoDe/TxDis	45
14	5.2.4	ModPrsL.....	46
15	5.2.5	IntL/RxLOSL.....	46
16	5.3	<i>Examples of QSFP112 Host Board Schematic</i>	46
17	5.4	<i>Low Speed Electrical Specification</i>	50
18	5.4.1	TWI Logic Levels and Bus Loading.....	50
19	5.5	<i>Management Interface</i>	51
20	5.5.1	Management Interface Timing Specification	52
21	5.5.1.1	Bus timing tBUF	54
22	5.5.1.2	Bus timing tWR.....	54
23	5.5.1.3	Bus timing tNACK.....	55
24	5.5.1.4	Bus timing tBPC	55
25	5.5.2	Timing for soft control and status functions.....	57
26	5.6	<i>High Speed Electrical Specification</i>	59
27	5.6.1	Rx(n)(p/n)	59
28	5.6.2	Tx(n)(p/n)	59
29	5.7	<i>Power Requirements</i>	60
30	5.7.1	QSFP112 Power Classes and Maximum Power Consumption.....	60
31	5.7.2	QSFP112 Host Board Power Supply Filtering	61
32	5.7.3	Module Power Supply Specification	61
33	5.7.4	Host Board Power Supply Noise Output	63
34	5.7.5	Module Power Supply Noise Output	64
35	5.7.6	Module Power Supply Noise Tolerance	65
36	5.8	<i>ESD</i>	65
37	5.9	<i>Clocking Considerations</i>	66
38	5.9.1	Data Path Description.....	66
39	5.9.2	TX Clocking Considerations	66
40	5.9.3	Rx Clocking Considerations.....	66
41	6	Optical Port Mapping and Optical Interfaces.....	67
42	6.1	<i>Electrical data input/output to optical port mapping</i>	67
43	6.2	<i>Optical Interfaces</i>	67
44	6.2.1	MPO Optical Cable connections.....	70
45	6.2.2	Duplex LC Optical Cable connection.....	73

1	6.2.3	Dual CS Optical Cable connection	73
2	6.2.4	Quad SN Optical Cable connections	74
3	6.2.5	Quad MDC Optical Cable connection	74
4	6.2.6	Dual SN Optical Cable connections	75
5	6.2.7	Dual MDC Optical Cable connection	75
6	6.2.8	Dual Duplex LC Optical Cable connection	76
7	6.2.9	Dual MPO-12 Optical Cable connection.....	77
8	6.3	<i>Module Color Coding and Labeling</i>	78
9	7	QSFP-DD Mechanical and Board Definition.....	79
10	7.1	<i>Introduction to QSFP-DD/QSFP-DD800 Modules</i>	79
11	7.2	<i>Datums, Dimensions and Component Alignment</i>	81
12	7.3	<i>Module Form Factors for QSFP-DD/QSFP-DD800</i>	83
13	7.4	<i>Module Flatness and Roughness</i>	91
14	7.5	<i>Module paddle card dimensions notes</i>	92
15	7.6	<i>Module Extraction and Retention Forces</i>	95
16	7.7	<i>2x1 Stacked Electrical Connector Mechanical</i>	95
17	7.7.1	<i>2x1 Connector and Cage host PCB layout</i>	99
18	7.8	<i>Surface Mount Electrical Connector Mechanical</i>	102
19	7.8.1	<i>Surface mount connector and cage host PCB layout</i>	108
20	8	QSFP-DD800 Mechanical and Board Definition	110
21	8.1	<i>Introduction</i>	110
22	8.2	<i>QSFP-DD800 module mechanical dimensions</i>	110
23	8.3	<i>QSFP-DD800 improved module paddle card dimensions</i>	115
24	8.4	<i>QSFP-DD800 1x1 SMT connector/cage</i>	118
25	8.4.1	<i>Surface mount connector and cage host PCB layout</i>	118
26	8.5	<i>2x1 Surface Mount Technology (SMT) Connector/Cage</i>	119
27	8.5.1	<i>2x1 SMT Connector/Cage System</i>	119
28	8.5.2	<i>2x1 SMT Connector and Cage host PCB layout</i>	124
29	9	QSFP112 Mechanical and Board Definition	128
30	9.1	<i>Introduction</i>	128
31	9.2	<i>QSFP112 module mechanical dimensions</i>	128
32	9.3	<i>QSFP112 improved module paddle card dimensions</i>	128
33	9.4	<i>QSFP112 1x1 surface mount connector/cage</i>	129
34	9.4.1	<i>QSFP112 SMT host PCB layout</i>	132
35	9.5	<i>QSFP112 2x1 Stacked Surface Mount Connector/Cage</i>	135
36	9.5.1	<i>QSFP112 2x1 SMT host PCB layout</i>	140
37	10	Module Environmental and Thermal Requirements	143
38	10.1	<i>Thermal Requirements</i>	143
39	10.2	<i>Thermal Requirements – tighter controlled environments</i>	143

1	10.3	<i>External Case and Handle Touch Temperature</i>	143
2	Appendix A	Normative Module and Connector Performance Requirements.....	144
3	A.1	<i>QSFP-DD/QSFP-DD800 Performance Tables</i>	144
4	A.2	<i>Test</i>	144
5	Appendix B	Informative overall module length with elastomeric handle	148
6	Appendix C	Informative QSFP-DD/QSFP-DD800 module heat sink Type 2A and 2B examples	149
7	Appendix D	QSFP-DD800 Cage and Heat Sink Mechanism and EMI fingers	156
8	D.1	<i>Introduction</i>	156
9	D.2	<i>Mechanical Definition</i>	156
10	D.2.1	EMI Spring Clip	156
11	D.2.2	Heat Sink Attach Mechanism	157
12	D.2.3	Host PCB Layout	157
13	D.2.4	Front Panel Cutout.....	157
14	Appendix E	Informative QSFP-DD800 2x1 Cabled Connector and Cage	158
15	E.1	<i>2x1 Cabled Upper Connector/Cage</i>	158
16	E.2	<i>2x1 cabled connector/cage Electrical Connector Mechanical</i>	159
17	E.3	<i>2x1 Cabled Connector and Cage host PCB layout</i>	165
18			
19			
20			

List of Tables

1		
2		
3	Table 1- Pad Function Definition	17
4	Table 2- ePPS/Clock Advertising Capabilities	21
5	Table 3- ePPS or Clock Modes	21
6	Table 4- ePPS or Clock Frequency	21
7	Table 5- Low Speed Control and Sense Signals	25
8	Table 6- Management Interface timing parameters	28
9	Table 7- Timing for QSFP-DD soft control and status functions.....	32
10	Table 8- I/O Timing for Squelch & Disable	33
11	Table 9- Power Classes.....	35
12	Table 10- Power supply specifications, instantaneous, sustained, and steady state current limits.....	37
13	Table 11- Truncated Filter Response Coefficients for Host Power Supply Noise Output.....	39
14	Table 12- Power Supply Output Noise and Tolerance Specifications	40
15	Table 13- QSFP112 Pad Function Definition	44
16	Table 14- Low Speed Control and Sense Signals	50
17	Table 15- Management Interface timing parameters	53
18	Table 16- Timing for QSFP112 soft control and status functions	57
19	Table 17- I/O Timing for Squelch & Disable	58
20	Table 18- QSFP112 Power Classes	60
21	Table 19- Power supply specifications, instantaneous, sustained, and steady state current limits.....	62
22	Table 20- Truncated Filter Response Coefficients for Host Power Supply Noise Output.....	64
23	Table 21- Power Supply Output Noise and Tolerance Specifications	65
24	Table 22- Electrical Signal to Optical Port Mapping.....	67
25	Table 23- Datums	81
26	Table 24- QSFP-DD/QSFP-DD800 Module flatness specifications	91
27	Table 25- QSFP112 Module flatness specifications	91
28	Table 26- Optional Enhanced Module flatness specifications	91
29	Table 27- Temperature Range Class of operation.....	143
30	Table 28- Temperature Range Classes for Tighter Controlled Applications	143
31	Table 29- Form Factor Performance Requirements	145
32	Table 30- EIA-364-1000 Test Details	146
33	Table 31- Additional Test Procedures	147
34	Table 32- Dimensions for QSFP-DD/QSFP-DD800 and Module Type 2A/2B	149
35		

List of Figures

36		
37		
38	Figure 1: Application Reference Model	14
39	Figure 2: Module pad assignment and layout	16
40	Figure 3: Example QSFP-DD/QSFP-DD800 host board schematic for Optical Modules	22
41	Figure 4: Example QSFP-DD/QSFP-DD800 host board schematic for Active Copper Cables Module	23
42	Figure 5: Example QSFP-DD/QSFP-DD800 host board schematic of Passive Copper Cables Module	24
43	Figure 6: SDA/SCL options for pull-up resistor, bus capacitance and rise/fall times	26
44	Figure 7: TWI Timing Diagram	27
45	Figure 8: Bus timing tWR.....	29
46	Figure 9: Bus timing tNACK.....	30
47	Figure 10: Bus timing tBPC	31
48	Figure 11: Reference Power Supply Filter for Module Testing.....	36
49	Figure 12: Instantaneous and sustained peak currents for I _{cc} Host (see Table 10).....	38
50	Figure 13: Truncated Transfer Response for Host Board Power Supply Noise Output measurement	39
51	Figure 14: Module Noise Injection Point.....	40
52	Figure 15: QSFP112 module pad assignment and layout	43
53	Figure 16: Example QSFP112 Host Board Schematic for Optical Modules.....	47
54	Figure 17: Example QSFP112 host board schematic for Active Copper Cable Module	48

1	Figure 18: Example QSFP112 Host Board Schematic for Passive Copper Cable Module	49
2	Figure 19: SDA/SCL options for pull-up resistor, bus capacitance and rise/fall times	51
3	Figure 20: TWI Timing Diagram	52
4	Figure 21: Bus timing tWR.....	54
5	Figure 22: Bus timing tNACK.....	55
6	Figure 23: Bus timing tBPC	56
7	Figure 24: Reference Power Supply Filter for Module Testing.....	61
8	Figure 25: Instantaneous and sustained peak currents for Icc Host (see Table 10).....	63
9	Figure 26: Truncated Transfer Response for Host Board Power Supply Noise Output measurement	64
10	Figure 27: Module Noise Injection Point.....	65
11	Figure 28: Optical Media Dependent Interface port assignments	69
12	Figure 29: MPO-12 One row optical patchcord and module receptacle.....	70
13	Figure 30: MPO-16 One row optical patchcord and module receptacle.....	71
14	Figure 31: MPO-12 Two row optical patchcord and module receptacle.....	72
15	Figure 32: Duplex LC optical patchcord and module receptacle	73
16	Figure 33: Dual CS connector optical patchcord and module receptacle	73
17	Figure 34: Quad SN optical connector patchcord and four-port module receptacle.....	74
18	Figure 35: Quad MDC optical connector patchcord and four-port module receptacle.....	74
19	Figure 36: Dual SN optical connector patchcord and dual-port module receptacle	75
20	Figure 37: Dual MDC optical connector patchcord and dual-port module receptacle.....	75
21	Figure 38: Dual Duplex LC module receptacle (in support of breakout applications)	76
22	Figure 39: Dual Duplex LC module receptacle port pitch	76
23	Figure 40: Dual Duplex LC latch width	76
24	Figure 41: Dual MPO module receptacle (in support of breakout applications)	77
25	Figure 42: Dual MPO-12 module receptacle port pitch.....	77
26	Figure 43: 2x1 stacked cage and module	79
27	Figure 44: Press fit cage for surface mount connector	80
28	Figure 45: Type 1, Type 2, Type 2A, and Type 2B pluggable modules	80
29	Figure 46: 2X1 stacked press fit connector/cage datum descriptions	82
30	Figure 47: Surface mount connector/cage datum descriptions	83
31	Figure 48: Type 1 module.....	84
32	Figure 49: Type 2 module.....	84
33	Figure 50: Type 2A Module	85
34	Figure 51: Type 2B module	85
35	Figure 52: Type 2A Module with heat sink.....	87
36	Figure 53: Drawing of the module	88
37	Figure 54: Drawing of module end face	89
38	Figure 55: Detailed dimensions of the module opening.....	90
39	Figure 56: Module paddle card dimensions	93
40	Figure 57: Detail module pad dimensions.....	94
41	Figure 58: Integrated connector in the 2x1 stacked cage	95
42	Figure 59: 2x1 stacked cage	96
43	Figure 60: 2x1 stacked cage dimensions.....	97
44	Figure 61: Connector pads in 2x1 stacked cage as viewed from front.....	98
45	Figure 62: 2x1 Bezel Opening.....	98
46	Figure 63: 2X1 host board connector contacts	99
47	Figure 64: 2X1 Host PCB layout.....	100
48	Figure 65: 2X1 Host PCB detail layout.....	101
49	Figure 66: SMT connector in 1xn cage	102
50	Figure 67: SMT 1x1 cage overview.....	103
51	Figure 68: SMT 1x1 cage detail design.....	104
52	Figure 69: SMT 1x1 connector front and side views.....	105
53	Figure 70: SMT 1x1 connector detail design.....	106

1	Figure 71: SMT 1x1 bezel opening	107
2	Figure 72: SMT host PCB layout.....	108
3	Figure 73: SMT Connector and host PCB contact numbers.....	109
4	Figure 74: QSFP-DD800 module dimensions.....	112
5	Figure 75: QSFP-DD800 module leading edge dimensions.....	113
6	Figure 76: Detailed dimensions of the module opening.....	114
7	Figure 77: QSFP-DD800 Module paddle card dimensions.....	116
8	Figure 78: QSFP-DD800 detail module paddle card dimensions.....	117
9	Figure 79: Reduced pad SMT host PCB layout	118
10	Figure 80: QSFP-DD800 2x1 SMT Stack Cage.....	120
11	Figure 81: QSFP-DD800 2x1 SMT cage dimensions	121
12	Figure 82: Connector pads in 2x1 SMT stacked cage as viewed from front.....	122
13	Figure 83: 2x1 SMT Bezel Opening	122
14	Figure 84: 2x1 SMT Pads Labeling	123
15	Figure 85: QSFP-DD800 stacked SMT 2x1 connector	124
16	Figure 86: 2x1 SMT Connector and Cage PCB Layout Implementation 1	125
17	Figure 87: 2x1 SMT Connector and Cage PCB Layout Implementation 2	126
18	Figure 88: Detail QSFP800 2x1 SMT connector host layout.....	127
19	Figure 89: QSFP112 improved paddle card dimensions	129
20	Figure 90: QSFP112 SMT 1x1 cage overview.....	130
21	Figure 91: QSFP112 SMT 1x1 cage detail design.....	131
22	Figure 92: QSFP112 SMT 1x1 connector front and side views.....	132
23	Figure 93: 1x1 SMT connector PCB layout implementation	133
24	Figure 94: Alternate QSFP112 1x1 SMT connector PCB layout with QSFP28 Style A Cage	134
25	Figure 95: QSFP112 2x1 SMT Connector and Cage System	136
26	Figure 96: QSFP112 2x1 SMT Connector and Cage Detail View	137
27	Figure 97: QSFP112 2x1 stacked SMT connector	138
28	Figure 98: Connector pads in 2x1 SMT stacked cage as viewed from front.....	139
29	Figure 99: 2x1 SMT Bezel Opening	139
30	Figure 100: 2x1 SMT host pads labeling.....	140
31	Figure 101: QSFP112 2x1 SMT connector host layout implementation 1	141
32	Figure 102: QSFP112 2x1 SMT connector host layout implementation 2	142
33	Figure 103: Informative overall module length with handle for Type 1 module.....	148
34	Figure 104: Informative overall module length with handle for Type 2A and Type 2B modules.....	148
35	Figure 105: Example of single and dual stacked QSFP-DD/QSFP-DD800 module insertions	150
36	Figure 106: Type 2A and 2B example of 1X1 bezel design.....	151
37	Figure 107: Type 2A and 2B example of 2X1 bezel design.....	152
38	Figure 108: Example of extruded Heat Sink	153
39	Figure 109: Example of die Cast Heat Sink with Metal Cover	154
40	Figure 110: Example of zipper Fin Heat Sink.....	155
41	Figure 111: Dual grounding path for EMI spring clip.....	156
42	Figure 112: EMI spring clip.....	156
43	Figure 113: Cage with integrated heat sink clips and EMI latch shield	157
44	Figure 114: 1xn cage (side view).....	157
45	Figure 115: 2x1 Cabled upper connector/cage	158
46	Figure 116: 2x1 Cabled upper connector/cage illustration	159
47	Figure 117: Cabled upper connector over existing surface mount connector.....	160
48	Figure 118: Lower SMT connector, upper press fit connector, and the 2x1 cage.....	161
49	Figure 119: 2x1 Cabled over SMT connector and cage - Top View.....	162
50	Figure 120: 2x1 Cabled over SMT connector and cage – Side View.....	163
51	Figure 121: Cabled upper connector and surface mount connector dimensions.....	164
52	Figure 122: 2x1 Cabled upper connector/cage host board connector contacts.....	166

53

1 Scope

The scope of this specification is the definition of high-speed/density 4 and 8 electrical lanes (4x, 8x) modules, cage and connector system. The QSFP-DD and QSFP112 both supports up to 400 Gb/s in aggregate respectively over 8 lanes of 50 Gb/s and over 4 lanes of 100 Gb/s electrical interfaces. The QSFP-DD800 supports up to 800 Gb/s in aggregate over 8 lanes of 100 Gb/s electrical interface. The QSFP-DD/QSFP-DD800 cage and connector designs with 8 lanes are compatible with the 4 lanes QSFP28/QSFP112. The QSFP-DD800 cage and connector is an incremental design with enhanced signal integrity and thermal which is backwards compatible to 8 lanes QSFP-DD and 4 lanes QSFP28. The QSFP112 cage and connector is an incremental design with enhanced signal integrity and thermal which is backwards compatible to 4 lanes QSFP28/QSFP+. The QSFP-DD800/QSFP112 supports up to 112 Gb/s (56 GBd) per lane electrical operation based on PAM4 signaling and is expected to be compliant to IEEE 802.3ck [17] and OIF 112G-VSR [22] when published.

This specification is intended to be used in combination with the Common Management Interface Specification (CMIS) [5]. Mutual dependencies exist between these two documents for timing parameters, management interface and register specifications.

1.1 Description of Chapters

QSFP-DD/QSFP-DD800/QSFP112 specifications are organized in to 10 chapters and 5 appendixes addressing electrical/management, optical, mechanical, and environmental aspect of the module.

All the requirements shall be considered for both QSFP-DD and QSFP-DD800 unless otherwise specified, 7.1, 7.2, 7.3, 7.4 are mechanical foundation sections applicable to QSFP-DD/QSFP-DD800 and QSFP112. QSFP112 requirements are organized into chapters 1, 2, 3, 5, and 9.

- Chapter 1 Scope and Purpose
- Chapter 2 References, Related Standards, and SFF Specifications
- Chapter 3 Introduction
- Chapter 4 QSFP-DD/QSFP-DD800 Electrical Specifications and Management Interface Timing
- Chapter 5 QSFP112 Electrical Specifications and Management Interface Timing
- Chapter 6 Optical Port Mapping and Optical Interfaces
- Chapter 7 Mechanical specifications and printed circuit board definition for QSFP-DD
- Chapter 8 Mechanical specifications and printed circuit board definition for QSFP-DD800
- Chapter 9 Mechanical specifications and printed circuit board definition for QSFP112
- Chapter 10 Environmental and thermal considerations.
- [Appendix A](#) Normative Module and Connector performance requirements
- [Appendix B](#) Informative overall module length with elastomeric handle
- [Appendix C](#) Informative QSFP-DD/QSFP-DD800 Module Type 2A and 2B Heat Sink Examples
- [Appendix D](#) QSFP-DD800 Cage and Heat Sink Mechanism and EMI fingers
- [Appendix E](#) Informative QSFP-DD800 2x1 Cabled Connector and Cage.

2 References and Acronyms

2.1 Reference Standards and Specifications

The following documents are relevant to this specification:

- [1] ANSI FC-PI-6 32GFC
- [2] ANSI FC-PI-7 64GFC
- [3] ANSI FC-PI-8 128GFC
- [4] ASME Y14.5-2009 Dimensioning and Tolerancing
- [5] Common Management Interface Specification (CMIS) 5.0, see <http://www.qsfp-dd.com>
- [6] CS-01242017 CS optical connector and receptacle, see <http://www.qsfp-dd.com/optical-connector/>
- [7] EIA-364-1000 TS-1000B Environmental Test Methodology for Assessing the Performance of Electrical Connectors and Sockets Used in Controlled Environment Applications, revision B 2009
- [8] EN6100-4-2 (IEC immunity standard on ESD), criterion B test specification
- [9] Human Body Model per ANSI/ESDA/JEDEC JS-001
- [10] IEC/UL 60950-1 Requirements for Information Technology Equipment, Section 4.5.4 (Touch Temperature Reference)
- [11] IEC 61754-7-1 (Fibre Optic Interconnecting Devices and Passive Components - Fibre Optic Connector Interfaces - Part 7-1: Type MPO Connector Family - One Fibre Row)
- [12] IEC 61754-7-2 (Fibre Optic Interconnecting Devices and Passive Components - Fibre Optic Connector Interfaces - Part 7-2: Type MPO Connector Family - Two Fibre Rows)
- [13] IEC 61754-7-3 (Fibre Optic Interconnecting Devices and Passive Components - Fibre Optic Connector Interfaces - Part 7-3: Type MPO Connector Family - Two Fibre Rows 16 Fibre Wide)
- [14] IEC 61754-20 (Fibre Optic Interconnecting Devices and Passive Components - Fibre Optic Connector Interfaces - Part 20: Type LC Connector Family)
- [15] IEEE Std 802.3TM-2018
- [16] IEEE Std 802.3cd (50 Gb/s, 100 Gb/s, and 200 Gb/s Ethernet)
- [17] IEEE Std 802.3ck (100 Gb/s, 200 Gb/s, and 400 Gb/s Electrical Interfaces)
- [18] IEEE Std 1588 Precision Clock Synchronization Protocol PTP, 2019
- [19] InfiniBand Architecture Specification Volume 2
- [20] JEDEC JESD8C.01 Interface Standard for Nominal 3.0/3.3 V Supply Digital Integrated Circuit (LVCMOS)
- [21] NXP UM10204, I2C-bus specification and user manual, Rev 6 – 4 April 2014.
- [22] OIF CEI 4.0, CL-13 CEI-28G-VSR, CL-16 CEI-56G-VSR PAM4, and CEI-112G-VSR PAM4 specifications
- [23] SN-60092019 SN optical connector and receptacle, see <http://www.qsfp-dd.com/optical-connector/>
- [24] Telcordia GR63 NEBSTM Requirements: Physical Protection, Section 4.1.7, December 2017
- [25] TIA-604-5 (FOCIS 5 Fiber Optic Connector Intermateability Standard- Type MPO)
- [26] TIA-604-10 (FOCIS 10 Fiber Optic Connector Intermateability Standard- Type LC)
- [27] TIA-604-18 (FOCIS 18 Fiber Optic Connector Intermateability Standard- Type MPO-16) Interfaces - Part 7-1: Type MPO Connector Family - One Fibre Row)
- [28] USC-11383001 MDC optical plug and receptacle, see <http://www.qsfp-dd.com/optical-connector/>

2.2 SFF Specifications:

- [29] SFF-8431 SFP+ 10 Gb/s and Low Speed Electrical Interface, Rev. 4.1
- [30] SFF-8636 Management Interface for Cabled Environments, Rev. 2.10a
- [31] SFF-8661 Specification for QSFP+ 4X Module, Rev. 2.5
- [32] SFF-8679 QSFP28 4X Base Electrical Specifications, Rev. 1.8.

2.3 Acronyms and abbreviations

The following acronyms may be used in this specification.

ASIC - Application Specific Integrated Circuit

CDR - Clock and Data Recovery

CMIS – Common Management Interface Specifications

DCR – DC Resistance

DSP – Digital Signal Processing

EMI - Electromagnetic Interference

ESD - Electrostatic Discharge

ESR - Equivalent Series Resistance

Gb/s - Gigabits per second

GBd – Gigabaud

HCB - Host Compliance Board

IntL – Interrupt on Low Transition

I/O – Input/Output

LOS – Loss of Signal

LVC MOS - Low Voltage Complementary Metal Oxide Semiconductor

LVTTL - Low Voltage Transistor-Transistor Logic

MCB - Module Compliance Board

NEBS - Network Equipment Building System

OMA - Optical Modulation Amplitude

PAM – Pulse Amplitude Modulation

PCB - Printed Circuit Board

PPS – Pulse Per Seconds

PSU – Power Supply Unit

PTP – Precision Time Protocol

Rx – Receive Lanes

Retimer – A device that uses a recovered clock to retime the data also referred to as a CDR

SerDes - Serializer-Deserializer

SMT – Surface Mount Technology

TIA – Transimpedance Amplifier

TTL – Transistor-Transistor Logic

Tx – Transmit Lanes

TWI – Two wire interface compatible with NXP I²C [21].

2.4 Document Source

The QSFP-DD/QSFP-DD800/QSFP112 Hardware Specification for QSFP DOUBLE DENSITY 8X AND QSFP 4X PLUGGABLE TRANSCEIVER can be obtained via the www.QSFP-DD.com web site.

3 Introduction

This Specification covers the following items:

- a) Electrical interfaces including pad assignments for data, control, status and power supplies and host PCB layout requirements.
- b) Optical interfaces (including optical receptacles and mating fiber plugs for multimode and single-mode duplex and parallel fiber applications). Breakout cable applications are also specified. Optical signaling specifications are not included in this document but are defined in the applicable industry standards.
- c) Mechanical specifications including dimensions and tolerances for the connector, cage and module system. Includes details of the requirements for correct mating of the module and host sides of the connector.
- d) Thermal requirements
- e) Electrostatic discharge (ESD) requirements by reference to industry standard limits and test methods.
- f) Timing requirements for management interface, low speed I/O, soft control and status functions.

This Specification does not cover the following items:

- a) Electromagnetic interference (EMI) protection. EMI protection is the responsibility of the implementers of the cages and modules.
- b) Memory map definition, which can be found in the 'Common Management Interface Specification for 8x/16x pluggable transceivers' (see www.QSFP-DD.com).

3.1 Document Overview and Organization

Implementations compliant to electrical signal contact and lane assignments, electrical and power requirements for QSFP-DD/QSFP-DD800 are defined in Chapter 4 and the requirements for QSFP112 are defined in Chapter 5. The optical lane assignments are defined in Chapter 6 ensure that the pluggable modules and cable assemblies are functionally interchangeable. Dimensions, mounting and insertion requirements defined in Chapter 7 for the bezel, optical module, cable plug, cage and connector system on a circuit board ensure that these products are mechanically interchangeable. Chapter 8 describes an improved QSFP-DD form factor called QSFP-DD800 with improved signal integrity for 100 Gb/s per lane operation with an aggregate bandwidth of 800 Gb/s. Chapter 9 describes an improved QSFP+ form factor called QSFP112 with improved signal integrity for 100 Gb/s per lane operation and with an aggregate bandwidth of 400 Gb/s. Environmental and thermal considerations are defined in Chapter 10.

Normative connector performance tables are in [Appendix A](#), informative module overall length in [Appendix B](#), informative QSFP-DD/QSFP-DD800 module type 2A/2B heat sink examples in [Appendix C](#), informative QSFP-DD800 cage, heat sink, and EMI fingers in [Appendix D](#), informative QSFP-DD800 2x1 cabled connector and cage system in [Appendix E](#).

1
2
3
4
5
6
7
8
9

3.2 Applications

This specification defines a common eight-lanes and four-lanes pluggable modules (including cables) which may satisfy e.g., Ethernet, InfiniBand, and/or Fibre Channel requirements. The QSFP-DD/QSFP-DD800/QSFP112 specifications are applicable to pluggable modules or direct attach cables based on multimode fiber, single mode fiber or copper wires. QSFP-DD/QSFP-DD800/QSFP112 application reference model is shown in Figure 1, where the focus of this specification is mechanical, electrical and thermal behavior at the interface between a host and the QSFP-DD/QSFP-DD800/QSFP112 modules.




Figure 1: Application Reference Model

Note: For high speed electrical signals and compliance board methodology for 50 Gb/s/lane C2M operation see IEEE 802.3 CL 120E [15] and OIF CEI-56G-VSR-PAM4 (CEI 4.0 CL 16) [22], and for copper cabling see IEEE 802.3cd CL 136 [16]. For high speed electrical signals and compliance board methodology for 100 Gb/s/lane C2M operation see IEEE 802.3ck CL 120G and OIF CEI-112G-VSR drafts, and for copper cabling see IEEE 802.3ck CL 162 draft.

3.3 Module management and control

The CMIS memory management map is defined for QSFP-DD, QSFP-DD800, and QSFP112 module management and control. Note: The CMIS management memory map structurally supports multiples of 8 lanes. In case of QSFP112 plugged into QSFP-DD/QSFP-DD800 or into QSFP112 socket, host lanes 5-8 are physically not connected and should be ignored. The QSFP112 make use of host lanes 1-4 only.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

4 QSFP-DD/QSFP-DD800 Electrical Specification and Management Interface Timing

This Chapter contains signal definitions and requirements that are specific to the QSFP-DD/QSFP-DD800 modules. High-speed signal requirements including compliance points for electrical measurements are defined in the applicable industry standard.

This Chapter contains signal definitions and requirements that are specific to the QSFP-DD/QSFP-DD800 hosts and modules. Hosts designed to the requirements of this chapter accept modules in the QSFP family as well as QSFP-DD/QSFP-DD800 modules. Requirements for QSFP112 hosts and modules are provided in 5. High-speed signal requirements including compliance points for electrical measurements are defined in the applicable industry standards.

4.1 Electrical Connector

The QSFP-DD/QSFP-DD800 module edge connector consists of a single paddle card with 38 pads on the top and 38 pads on the bottom of the paddle card for a total of 76 pads. The pads are defined in such a manner to accommodate insertion of a classic QSFP+/QSFP28/QSFP112 module into a QSFP-DD/QSFP-DD800 receptacles. The classic QSFP+/QSFP28/QSFP112 signal locations are deeper on the paddlecard, so that classic QSFP+/QSFP28/QSFP112 module pads only connect to the longer row of connector pads, leaving the short row of connector pads unconnected in a QSFP+/QSFP28/QSFP112 applications.

The pads are designed for a sequenced mating:

First mate "1A/1B"– ground pads

Second mate "2A/2B"– power pads

Third mate "3A/3B"– signal pads

Where color green identifies ground pads, color red identifies power pads, color orange identifies low speed signal/control pads, and color blue identifies high speed I/O pads.

Because the QSFP-DD/QSFP-DD800 modules have 2 rows of pads, the additional QSFP-DD/QSFP-DD800 pads will have an intermittent connection with the classic QSFP+/QSFP28/QSFP112 pads in the connector during the module insertion and removal. The 'classic' QSFP+/QSFP28/QSFP112 pads have a 'B' label shown in Table 1 to designate them as the second row of module pads to contact the QSFP-DD/QSFP-DD800 connectors. The additional QSFP-DD/QSFP-DD800 pads have an 'A' label in Table 1 to designate them as the first row of module pads to contact the QSFP-DD/QSFP-DD800 connectors.

The additional QSFP-DD/QSFP-DD800 pads have first, second and third mate to the connector pads for both insertion and removal. Each of the first, second and third mate connections of the classic QSFP+/QSFP28/QSFP112 pads and the respective additional QSFP-DD/QSFP-DD800 pads are simultaneous.

Figure 2 shows the signal symbols and pad numbering for the QSFP-DD/QSFP-DD800 module edge connectors. The diagram shows the module PCB edge as a top and bottom view. There are 76 pads intended for high speed signals, low speed signals, power and ground connections.

Table 1 provides more information about each of the 76 pads. Figure 56 and Figure 57 show QSFP-DD pad dimensions and Figure 77 and Figure 78 show QSFP-DD800 pad dimensions. The QSFP-DD connector can be integrated into a 2x1 stacked configuration with 2 ports as illustrated in Figure 58 Figure 44 or a surface mount configuration as shown in Figure 47. The QSFP-DD800 connector can be integrated into a 2x1 stacked SMT configuration with 2 ports as illustrated in Figure 80, Figure 44 a surface mount configuration which is identical to QSFP-DD 1x1 SMT as shown in Figure 47, and a 2x1 cabled connector cage system as shown by Figure 117.

1
2
3
4
5
6
7

For EMI protection the signals from the host connector should be shut off when the QSFP-DD/QSFP-DD800 modules are not present. Standard board layout practices such as connections to Vcc and GND with vias, use of short and equal-length differential signal lines are recommended. The chassis ground (case common) of the QSFP-DD/QSFP-DD800 modules should be isolated from the module's circuit ground, GND, to provide the equipment designer flexibility regarding connections between external electromagnetic interference shields and circuit ground, GND, of the module.




Figure 2: Module pad assignment and layout

8
9

Table 1- Pad Function Definition

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	
9	LVTTL-I	ResetL	Module Reset	3B	
10		VccRx	+3.3V Power Supply Receiver	2B	2
11	LVC MOS-I/O	SCL	TWI serial interface clock	3B	
12	LVC MOS-I/O	SDA	TWI serial interface data	3B	
13		GND	Ground	1B	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-O	Rx3n	Receiver Inverted Data Output	3B	
16		GND	Ground	1B	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-O	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTL-O	ModPrsL	Module Present	3B	
28	LVTTL-O	IntL/ RxLOS	Interrupt/optional RxLOS	3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	LPMODE/ TxDis	Low Power mode/optional TX Disable	3B	
32		GND	Ground	1B	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1
39		GND	Ground	1A	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
41	CML-I	Tx6p	Transmitter Non-Inverted Data Input	3A	
42		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A	
45		GND	Ground	1A	1

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
46	LVC MOS /CML-I	P/V S4	Programmable/Module Vendor Specific 4	3A	5
47	LVC MOS /CML-I	P/V S1	Programmable/Module Vendor Specific 1	3A	5
48		VccRx1	3.3V Power Supply	2A	2
49	LVC MOS /CML-O	P/V S2	Programmable/Module Vendor Specific 2	3A	5
50	LVC MOS /CML-O	P/V S3	Programmable/Module Vendor Specific 3	3A	5
51		GND	Ground	1A	1
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	3A	
53	CML-O	Rx7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55	CML-O	Rx5p	Receiver Non-Inverted Data Output	3A	
56	CML-O	Rx5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-O	Rx6n	Receiver Inverted Data Output	3A	
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
62	CML-O	Rx8n	Receiver Inverted Data Output	3A	
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67		VccTx1	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
69	LVC MOS-I	ePPS/Clock	1PPS PTP clock or reference clock input	3A	6
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	
73		GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	
76		GND	Ground	1A	1

Note 1: QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. Each connector Gnd contact is rated for a maximum current of 500 mA.

Note 2: VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Supply requirements defined for the host side of the Host Card Edge Connector are listed in Table 10. For power classes 4 and above the module differential loading of input voltage pads must not result in exceeding contact current limits. Each connector Vcc contact is rated for a maximum current of 1500 mA.

Note 3: Reserved and no Connect pads recommended to be terminated with 10 k Ω to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A and 1B will then occur simultaneously, followed by 2A and 2B, followed by 3A and 3B.

Note 5: Full definitions of the P/V Sx signals currently under development. On new designs not used P/V Sx signals are recommended to be terminated on the host with 10 k Ω .

Note 6: ePPS/Clock if not used recommended to be terminated with 50 Ω to ground on the host.

4.2 Low Speed Electrical Hardware Signals

In addition to the TWI serial interface the module has the following low speed signals for control and status:

- ModSelL
- ResetL
- LPMode/TxDis
- ModPrsL
- IntL/RxLOSL
- P/V_{S1}, P/V_{S2}, P/V_{S3}, and P/V_{S4}.
- ePPS/Clock

4.2.1 ModSelL

The ModSelL is an input signal that shall be pulled to V_{cc} in the QSFP-DD/QSFP-DD800 modules (see Table 5). When held low by the host, the module responds to TWI serial communication commands. The ModSelL allows the use of multiple QSFP-DD/QSFP-DD800 modules on a single TWI interface bus. When ModSelL is “High”, the module shall not respond to or acknowledge any TWI interface communication from the host.

In order to avoid conflicts, the host system shall not attempt TWI interface communications within the ModSelL de-assert time after any QSFP-DD/QSFP-DD800 modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

4.2.2 ResetL

The ResetL signal shall be pulled to V_{cc} in the module (see Table 5). A low level on the ResetL signal for longer than the minimum pulse length (t_{Reset_init}) (See Table 7) initiates a complete module reset, returning all user module settings to their default state.

4.2.3 LPMode/TxDis

LPMode/TxDis is a dual-mode input signal from the host operating with active high logic. It shall be pulled towards V_{cc} in the module. At power-up or after ResetL is deasserted LPMode/TxDis behaves as LPMode. If supported, LPMode/TxDis can be configured as TxDis using the TWI interface except during the execution of a reset. Timing requirements for LPMode/TxDis mode changes are found in, see Table 7. LPMode is used in the control of the module power mode, see CMIS [5] Chapter 6.3.1.3.

When LPMode/TxDis is configured as LPMode, the module behaves as though TxDis=0. By using the LPMode signal and a combination of the Power_override, Power_set and High_Power_Class_Enable software control bits the host controls how much power a module can consume. When LPMode/TxDis is configured as TxDis, the module behaves as though LPMode=0. In this mode LPMode/TxDis when set to 1 or 0 disables or enables all optical transmitters within the times specified in Table 7.

Changing LPMode/TxDis mode from LPMode to TxDis when the LPMode/TxDis state is high disables all optical transmitters. If the module was in low power mode, then the module transitions out of low power mode at the same time. If the module is already in high power state (Power Override control bits) with transmitters already enabled, the module shall disable all optical transmitters. Changing the LPMode/TxDis mode from LPMode to TxDis when the LPMode/TxDis state is low, simply changes the behavior of the mode of LPMode/TxDis. The behavior of the module depends on the Power Override control bits.

Note that the “soft” functions of TxDis, LPMode, IntL and RxLOSL allow the host to poll or set these values over the TWI interface as an alternative to monitoring/setting signal values. Asserting either the “hardware” or “soft bit” (or both) for TxDis or LPMode results in that function being asserted.

1 *Editor's Note: registers to support optional TxDis will be added in future revisions of CMIS.*
2

3 **4.2.4 ModPrsL**

4 ModPrsL shall be pulled up to Vcc Host on the host board and pulled low in the module (see Table 5). The
5 ModPrsL is asserted "Low" when the module is inserted. The ModPrsL is deasserted "High" when the module
6 is physically absent from the host connector due to the pull-up resistor on the host board.
7

8 **4.2.5 IntL/RxLOSL**

9 IntL/RxLOSL is a dual-mode active-low, open-collector output signal from the module. It shall be pulled up
10 towards Vcc on the host board (see Table 5). At power-up or after ResetL is released to high, IntL/RxLOSL is
11 configured as IntL. When the IntL signal is asserted Low it indicates a change in module state, a possible
12 module operational fault or a status critical to the host system. The host identifies the source of the interrupt
13 using the TWI serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read. If dual
14 mode operation supported, IntL/RxLOSL can be optionally programmed as RxLOSL using the TWI interface
15 except during the execution of a reset. If the module has no interrupt flags asserted (IntL/RxLOSL is high),
16 there should be no change in IntL/RxLOSL states after the mode change.
17

18 If IntL/RxLOSL is configured as RxLOSL, a low indicates that there is a loss of received optical power on at
19 least one lane. "high" indicates that there is no loss of received optical power. Timing requirements for
20 IntL/RxLOSL including fast RxLOS mode are found in Table 7. The actual condition of loss of optical receive
21 power is specified by other governing documents, as the alarm threshold level is application specific. The
22 module shall pull RxLOSL to low if any lane in a multiple lane module or cable has a LOS condition and shall
23 release RxLOSL to high only if no lane has a LOS condition.
24

25 *Editor's note: registers to support optional RxLOSL will be added in future revisions of CMIS.*
26

27 **4.2.6 Programmable/Vendor Specific (Optional)**

28 QSFP-DD MSA provides 2 input programmable/vendor specific pads (P/VS1, P/VS4) and 2 output
29 programable/vendor specific pads (P/VS2, P/VS3). Programmable use case also includes vendor proprietary
30 applications. P/VSx I/O are disabled by default.
31

32 *Editor's Note - Logic definitions and programmable use cases for P/VSx input/output pads expect to be defined
33 by QSFP-DD HW MSA and CMIS.*
34
35

36 **4.2.7 ePPS/Clock PTP Reference Clock (Optional)**

37 Host ePPS/Clock The ePPS/Clock input is a programmable timing and clock input, that can support
38 unmodulated 1PPS (1 pulse per second), modulated (1PPS), and reference clock. The ePPS/clock is a
39 LVCMOS compatible signal with series termination (TBD) on the host board and a parallel termination of at
40 least 4.7 k Ω in the module. To improve signal integrity for faster clocks (i.e., 156.25 MHz) the parallel
41 termination can be reduced to as low as 470 Ω and optionally AC coupled.
42

43 For high-performance Precision Time Protocol (PTP) applications, the ePPS (Enhanced Pulse Per Second)
44 reference either with 1PPS modulated or unmodulated may be provided from the host to the module for time
45 synchronization, see Table 2 for advertise capability. This can be used for either offline delay characterization
46 or real-time delay compensation within the module. The ePPS is used to synchronize tightly the Host Time-of-
47 Day counter to the module internal Time-of-Day Counter.
48

The ePPS/Clock module input optionally can be configured to provide reference clock to the CDR/DSP, see Table 2 for advertise capability.

Table 2- ePPS/Clock Advertising Capabilities

CMIS Byte Location (TBD)	Bit	Mode Supported
xxxxxx--	00	ePPS/Clock not supported
xxxxxx--	01	ePPS/Clock module supports either 1PPS mode, modulated 1PPS, or clock input for encoding see Table 3
xxxxxx--	10	ePPS/Clock supported TOD (Time of Day)
xxxxxx--	11	ePPS/Clock - Reserved

Table 3- ePPS or Clock Modes

CMIS Byte Location (TBD)	Bit	Mode Supported
xxxx--xx	00	RF clock for frequency see table y
xxxx--xx	01	1PPS send as unmodulated pulse duration TBD
xxxx--xx	10	1PPS send as 75%/25% duty cycle on RF modulated clock, for clock frequency see Table 4
xxxx--xx	11	ePPS/Clock - Reserved


Table 4- ePPS or Clock Frequency

CMIS Byte Location (TBD)	Bit	Mode Supported
----xxxx	0000	10 MHz
----xxxx	0001	12.5 MHz
----xxxx	0010	20 MHz
----xxxx	0011	24.576 MHz
----xxxx	0100	25 MHz
----xxxx	0101	156.25 MHz
----xxxx	0110-1101	Reserved
----xxxx	1110-1111	Custom

Editor's Note: registers to support optional ePPS/Clock will be added in future revisions of CMIS.

4.3 Examples of QSFP-DD/QSFP-DD800 Host Board Schematic

Figure 3, Figure 4 and Figure 5 show examples of QSFP-DD/QSFP-DD800 host PCB schematics with connections to CDR and control ICs. An 8-wide electrical/optical interface is shown. Note alternate electrical/optical interfaces are supported using optical multiplexing (WDM) or electrical multiplexing.




**QSFP-DD/QSFP-DD800
Optical Module**

Note: Filter capacitors values are informative and application dependent, 0.1 μ F capacitors should be placed in close proximity to power pads and may be duplicated for individual pads to provide additional high frequency filtering.

Note: Vcc1/Vcc2 may be connected to VccTx/VccTx1 or VccRx/VccRx1 within the module provided the applicable derating of the maximum current limit is used.

Figure 3: Example QSFP-DD/QSFP-DD800 host board schematic for Optical Modules




**QSFP-DD/QSFP-DD800
Active Copper Cable Module**

Note: Filter capacitors values are informative and application dependent, 0.1 μ F capacitors should be placed in close proximity to power pads and may be duplicated for individual pads to provide additional high frequency filtering.

Note: Vcc1/Vcc2 may be connected to VccTx/VccTx1 or VccRx/VccRx1 within the module provided the applicable derating of the maximum current limit is used.

Figure 4: Example QSFP-DD/QSFP-DD800 host board schematic for Active Copper Cables Module

1
2
3



Note: Filter capacitors values are informative and application dependent, 0.1 μF capacitors should be placed in close proximity to power pads and may be duplicated for individual pads to provide additional high frequency filtering.

Note: Recommended filtering is only valid for dedicated passive copper cable ports. For ports supporting both passive and active modules use recommended filtering from Figure 3 or 4.

1
2

Figure 5: Example QSFP-DD/QSFP-DD800 host board schematic of Passive Copper Cables Module

4.4 Low Speed Electrical Specification

TWI bus composed of the initiator and the target devices, the initiator controls the bus and the target device respond to the initiator requests.

4.4.1 TWI Logic Levels and Bus Loading

Low speed signaling other than the SCL and SDA interface is based on Low Voltage (LVTTTL/LVCMOS) operating at V_{cc} . This specification is very similar to SFF-8679 [32] for operation up 400 kHz but this specification also supports 1 MHz operation. V_{cc} refers to the generic supply voltages of V_{ccTx} , V_{ccRx} , V_{cc} host or V_{cc1} . Hosts shall use a pull-up resistor connected to V_{cc} host on each of the TWI interface SCL (clock), SDA (data), and all low speed status outputs (see Table 5). The SCL and SDA is a hot plug interface that may support a bus topology. During module insertion or removal, the module may implement a pre-charge circuit which prevents corrupting data transfers from other modules that are already using the bus.

Tradeoffs between pull-up resistor values, total bus capacitance and the estimated bus rise/fall times are shown Figure 6.

The QSFP-DD/QSFP-DD800/QSFP112 low speed electrical specifications are given in Table 5, where some of the parameters are more stringent than JEDEC JESD8C [20]. Implementations compliant to this specification ensures compatibility between TWI host bus initiator and the TWI target device.

Table 5- Low Speed Control and Sense Signals

Parameter	Symbol	Min	Max	Unit	Condition
SCL and SDA	VOL	0	0.4	V	IOL (max)=3 mA for fast mode, 20 mA for Fast-mode plus
SCL and SDA	VIL	-0.3	$V_{cc} \cdot 0.3$	V	
	VIH	$V_{cc} \cdot 0.7$	$V_{cc} + 0.5$	V	
Capacitance for SCL and SDA I/O signal	Ci		14	pF	
Total bus capacitive load for SCL and SDA	Cb		100	pF	For 400 kHz clock rate use 3 k Ω pullup resistor, max. For 1000 kHz clock rate refer to Figure 6.
			200	pF	For 400 kHz clock rate use 1.6 k Ω pullup resistor, max. For 1000 kHz clock rate refer to Figure 6.
LPMode/TxDis, ResetL, ModSelL and ePPS/Clock	VIL	-0.3	0.8	V	
	VIH	2	$V_{cc} + 0.3$	V	
P/VS[1, 2, 3, 4]	VIL		TBD	V	
P/VS[1, 2, 3, 4]	VIH		TBD		
LPMode, ResetL and ModSelL	lin		360	μ A	$0V < V_{in} < V_{cc}$
ePPS/Clock	lin		6.5	mA	$0V < V_{in} < V_{cc}$
P/VS[1, 2, 3, 4]	lin		TBD		
IntL/RxLOS	VOL	0	0.4	V	IOL=2.0 mA
	VOH	$V_{cc} - 0.5$	$V_{cc} + 0.3$	V	10 k Ω pull-up to Host V_{cc}
ModPrsL	VOL	0	0.4	V	IOL=2.0 mA
	VOH				ModPrsL can be implemented as a short-circuit to GND on the module

1




Figure 6: SDA/SCL options for pull-up resistor, bus capacitance and rise/fall times

2
3
4
5

4.5 Management Interface

A management interface, as already commonly used in other form factors like QSFP, SFP, and CDFP, is specified in order to enable flexible use of the module by the user. The QSFP-DD/QSFP-DD800 memory map are based on “Common Management Interface Specification (CMIS)” (see www.QSFP-DD.com) [5]. Some timing requirements are critical, especially for a multi-lanes device, so the interface speed may optionally be increased. Byte 00h on the Lower Page or Address 128 Page 00h is used to indicate the use of the QSFP-DD/QSFP-DD800 memory map rather than the QSFP memory map. When a QSFP+ module is inserted into a QSFP-DD/QSFP-DD800 port the host must determine which memory map to use (e.g., SFF-8636 [30] or CMIS [5]) based on the QSFP+ identifier at Byte 00h on the Lower Page or Address 128 Page 00h. Operation of QSFP+ in QSFP-DD/QSFP-DD800 host is outside the scope of this document.

In some applications, muxing or demuxing may occur in the module. In this specification, all references to lane numbers are based on the electrical connector interface lanes, unless otherwise indicated. In cases where a status or control aspect is applicable only to lanes after muxing or demuxing has occurred, the status or control is intended to apply to all lanes in the mux group, unless otherwise indicated.

Low speed signaling is based on Low Voltage CMOS (LVCMOS) operating at Vcc, [20]. Hosts shall use a pull-up resistor connected to Vcc_host on the TWI interface SCL (clock) and SDA (Data) signals. Detailed electrical specifications are given in 4.4. Timing specifications for management functionality involving electrical low speed signals are found are given in Table 7.

Nomenclature for all registers more than 1 bit long is MSB-LSB.

26
27
28
29

4.5.1 Management Interface Timing Specification

The timing parameters for the TWI interface (TWI) to the QSFP-DD/QSFP-DD800 module memory transaction timings are shown in Figure 7 and specified in Table 6 and is compatible with I2C [21]. The default clock rate is a maximum of 400 kHz with an option to support up to a maximum of 1 MHz. This clause closely follows the QSFP+ SFF-8636 [30] specification with the addition of Fast Mode+. This specification also defines tBUF timing, tWR timing, tNACK timing, tBPC timing.




Figure 7: TWI Timing Diagram

Table 6- Management Interface timing parameters

TWI Modes		Fast Mode (400 kHz)		Fast Mode+ (1 MHz)			
Parameter	Symbol	Min	Max	Min	Max	Unit	Conditions
Clock Frequency	fSCL	0	400	0	1000	kHz	
Clock Pulse Width Low	tLOW	1.3		0.50		µs	
Clock Pulse Width High	tHIGH	0.6		0.26		µs	
Time bus free before new transmission can start	tBUF	20		20		µs	Between STOP and START and between ACK and ReStart
START Hold Time	tHD.STA	0.6		0.26		µs	The delay required between SDA becoming low and SCL starting to go low in a START
START Setup Time	tSU.STA	0.6		0.26		µs	The delay required between SCL becoming high and SDA starting to go low in a START
Data In Hold Time	tHD.DAT	0		0		µs	
Data In Setup Time	tSU.DAT	0.1		0.1		µs	
Input Rise Time	tR		300		120	ns	From (VL,MAX=0.3*Vcc) to (VIH,MIN=0.7*Vcc), see Figure 6
Input Fall Time	tF		300		120	ns	From (VIH,MIN=0.7*Vcc) to (VIL,MAX=0.3*Vcc), see Figure 6
STOP Setup Time	tSU.STO	0.6		0.26		µs	
STOP Hold Time	tHD.STO	0.6		0.26		µs	
Aborted sequence – bus release	Deselect_Abort		2		2	ms	Delay from a host de-asserting ModSelL (at any point in a bus sequence) to the QSFP-DD module releasing SCL and SDA
ModSelL Setup Time ¹	tSU.ModSelL	2		2		ms	ModSelL Setup Time is the setup time on the select line before the start of a host initiated TWI serial bus sequence.
ModSelL Hold Time ¹	tHD.ModSelL	2		2		ms	ModSelL Hold Time is the delay from completion of a TWI serial bus sequence to changes of module select status.
TWI Serial Interface Clock Holdoff “Clock Stretching”	T_clock_hold		500		500	µs	Time the QSFP-DD module may hold the SCL line low before continuing with a read or write operation.
Complete Single or Sequential Write to non-volatile registers	tWR		80		80	ms	Time to complete a Single or Sequential Write to non-volatile registers.
Accept a single or sequential write to volatile memory	tNACK		10		10	ms	Time to complete a Single or Sequential Write to volatile registers.
Time to complete a memory bank/page	tBPC		10		10	ms	Time to complete a memory bank and/or page change.
Endurance (Write Cycles)		50k		50k		cycles	Module Case Temperature = 70 °C
Note 1: CMIS management registers can be read to determine alternate ModSelL set up and hold times. See CMIS 8.4.5, Durations Advertising.							

1 The TWI serial interface address of the QSFP-DD module is 1010000X (A0h). In order to allow access to
 2 multiple QSFP-DD/QSFP-DD800 modules on the same TWI serial bus, the QSFP-DD/QSFP-DD800 includes
 3 a module select pad, ModSelL. This input (which is pulled high, deselected in the module) must be held low by
 4 the host to select the module of interest and allow communication over the TWI serial interface. The module
 5 must not respond to or accept TWI serial bus instructions unless it is selected.
 6

7 Before initiating a TWI serial bus communication, the host shall provide setup time on the ModSelL line of all
 8 modules on the TWI bus. The host shall not change the ModSelL line of any module until the TWI serial bus
 9 communication is complete and the hold time requirement is satisfied.
 10

11 **4.5.1.1 Bus timing tBUF**

12 The timing attribute tBUF is the bus free time between sequential TWI transactions, see Figure 7. It's
 13 measured from the low to high SDA edge of the Stop condition of the Write transaction to the high to low SDA
 14 edge of the Start condition for the next transaction.
 15

16 **4.5.1.2 Bus timing tWR**

17 The timing attribute tWR is the maximum time allowed for a module to complete its internally timed write cycle
 18 after a single or sequential write to non-volatile memory before the next basic management operation can be
 19 accepted, see Figure 8. The write cycle completion time is measured from the low to high SDA edge of the
 20 STOP condition of the Write transaction to the high to low SDA edge of the START condition for the next
 21 transaction.




Figure 8: Bus timing tWR

1
2
3
4
5
6
7
8
9

4.5.1.3 Bus timing tNACK

The timing attribute tNACK is the maximum time allowed for a module to complete its internally timed write cycle after a single or sequential write to a volatile memory location before the next basic management operation can be accepted, see Figure 9. The write cycle completion time is measured from the low to high SDA edge of the STOP condition of the Write transaction to the high to low SDA edge of the START condition for the next transaction.




Figure 9: Bus timing tNACK

10
11
12

4.5.1.4 Bus timing tBPC

The timing attribute tBPC is the time required for a module to complete the change for the requested Bank and/or Page selection, see Figure 10. It's measured from the low to high SDA edge of the Stop condition of the Write transaction to the high to low SDA edge of the Start condition for the next transaction.

13
14
15
16




Figure 10: Bus timing tBPC

1
2
3

4.5.2 Timing for soft control and status functions

Timing for QSFP-DD/QSFP-DD800 soft control status functions are described in Table 7. Squelch and disable timings are defined in Table 8.

Table 7- Timing for QSFP-DD soft control and status functions

Parameter	Symbol	Min	Max	Unit	Conditions
MgmtInitDuration	Max MgmtInit Duration		2000	ms	Time from power on ¹ , hot plug or rising edge of reset until the high to low SDA transition of the Start condition for the first acknowledged TWI transaction.
ResetL Assert Time	t_reset_init	10		µs	Minimum pulse time on the ResetL signal to initiate a module reset.
Int/RxLOS Mode Change	t_IntL/RxLOSL		100	ms	Time to change between IntL and RxLOSL modes of the dual- mode signal IntL/RxLOSL.
LPMODE/TxDis mode change time	t_LPMODE/TxDis		100	ms	Time to change between LPMODE and TxDis modes of LPMODE/TxDis.
IntL Assert Time	ton_IntL		200	ms	Time from occurrence of condition triggering IntL until Vout:IntL=Vol.
IntL Deassert Time	toff_IntL		500	µs	Time from clear on read ² operation of associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.
RxLOS Assert Time	ton_los		100	ms	Time from Rx LOS condition present to Rx LOS bit set (value = 1b) and IntL asserted ³ .
Rx LOS Assert Time (optional fast mode)	ton_losf		1	ms	Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted ³ .
RxLOS Deassert Time (optional fast mode)	toff_f_LOS		3	ms	Optional fast mode is advertised via the CMIS. Time from optical signal above the LOS deassert threshold to when the module releases the RxLOSL signal to high.
TX Disable Assert Time	ton_TxDis		100	ms	Time from Tx Disable bit set to 1 until optical output falls below 10% of nominal.
TX Disable Assert Time (optional fast mode)	ton_f_TxDis		3	ms	Optional fast mode is advertised via CMIS. Time from TxDis signal high to the optical output reaching the disabled level.
TX Disable Deassert Time	toff_TxDis		400	ms	Time from Tx Disable bit cleared to 1 until optical output rises above 90% of nominal ⁴ .
Tx Fault Assert Time	ton_Txfault		200	ms	Time from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.
Flag Assert Time	ton_flag		200	ms	Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.
Mask Assert Time	ton_mask		100	ms	Time from mask bit set (value=1b) ⁵ until associated IntL assertion is inhibited.
Mask Deassert Time	toff_mask		100	ms	Time from mask bit cleared (value=0b) ⁵ until associated IntL operation resumes
Data Path Tx Turn On Max Duration ⁶	DataPathTxTurnOn_MaxDuration				see CMIS memory P01h: B168
Data Path Tx Turn Off Max Duration ⁶	DataPathTxTurnOff_MaxDuration				see CMIS memory P01h: B168
Data Path Deinit Max Duration ⁶	DataPathDeinit_MaxDuration				see CMIS memory P01h: B144

Data Path Init Max Duration ⁶	DataPathInit_MaxDuration	see CMIS memory P01h: B144
Module Pwr Up Max Duration ⁷	ModulePwrUp_MaxDuration	see CMIS memory P01h: B167
Module Pwr Dn Max Duration ⁷	ModulePwrDn_MaxDuration	see CMIS memory P01h: B167

Notes: 1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 10.

2. Measured from low to high SDA edge of the Stop condition of the read transaction.

3. Rx LOS condition is defined at the optical input by the relevant standard.

4. Tx Squelch Deassert time is longer than SFF-8679 [32].

5. Measured from low to high SDA edge of the Stop condition of the write transaction.

6. Measured from the low to high SDA edge of the Stop condition of the Write transaction until the IntL for the state change Vout:IntL=Vol, unless the module advertises a less than 1 ms duration in which case there is no defined measurement.

7. Measured from the low to high SDA edge of the Stop condition of the Write transaction until the IntL for the state change Vout:IntL=Vol.

1
2

Table 8- I/O Timing for Squelch & Disable

Parameter	Symbol	Max	Unit	Conditions
Rx Squelch Assert Time	ton_Rxsq	15	ms	Time from loss of Rx input signal until the squelched output condition is reached, see 4.6.1.
Tx Squelch Assert Time	ton_Txsq	400	ms	Time from loss of Tx input signal until the squelched output condition is reached, see 4.6.2.
Tx Squelch Deassert Time	toff_Txsq	1.5	s	Tx squelch deassert is system and implementation dependent, see also 4.6.2.
Tx Disable Assert Time	ton_txdis	100	ms	Time from the stop condition of the Tx Disable write sequence ¹ until optical output falls below 10% of nominal.
Tx Disable Assert Time (optional fast mode)	ton_txdisf	3	ms	Time from Tx Disable bit set (value = 1b) ¹ until optical output falls below 10% of nominal, see notes 2 and 3.
Tx Disable Deassert Time	toff_txdis	400	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical output rises above 90% of nominal, see notes 2, and 3.
Tx Disable Deassert Time (optional fast mode)	toff_txdisf	10	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical output rises above 90% of nominal, see notes 2 and 3.
Rx Output Disable Assert Time	ton_rxdis	100	ms	Time from Rx Output Disable bit set (value = 1b) ¹ until Rx output falls below 10% of nominal
Rx Output Disable Deassert Time	toff_rxdis	100	ms	Time from Rx Output Disable bit cleared (value = 0b) ¹ until Rx output rises above 90% of nominal.
Squelch Disable Assert Time	ton_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit set (value = 0b) ¹ until squelch functionality is disabled.
Squelch Disable Deassert Time	toff_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit cleared (value = 0b) ¹ until squelch functionality is enabled.

Notes:

1. Measured from LOW to HIGH SDA signal transition of the STOP condition of the write transaction.

2. CMIS 4.0 and beyond the listed values are superseded by the advertised DataPathTxTurnOff_MaxDuration and DataPathTxTurnOn_MaxDuration times in P01h.168.

3. Listed values place a limit on the DataPathTxTurnOff_MaxDuration and DataPathTxTurnOn_MaxDuration times (P01h.168) that can be advertised by such modules (for CMIS 4.0 and beyond).

3
4

4.6 High Speed Electrical Specification

For detailed QSFP-DD electrical specifications for operation up to 29 GBd see e.g., IEEE Std 802.3-2018 Annex 86A, Annex 83E, Annex 120C, or Annex 120E [15]; Fibre Channel FC-PI-6 [1], FC-PI-7 [2]; OIF CEI 4.0 [22]; InfiniBand FDR, EDR, and HDR specifications [19]. For detailed QSFP-DD-800 electrical specifications for operation up to 58 GBd see e.g., IEEE P802.3ck Annex 120G [17]; Fibre Channel FC-PI-8 [3]; OIF CEI-112G-VSR [22]; InfiniBand NDR specifications [19].

Partial or complete squelch specifications may be provided in the appropriate specification. Where squelch is not fully defined by the appropriate specification, the recommendations of the following subsections 4.6.1 and 4.6.2 may be used.

Editor's note: squelch levels for 100 Gb/s PAM4 may need to be lowered and currently under investigation.

4.6.1 Rx(n)(p/n)

Rx(n)(p/n) are QSFP-DD/QSFP-DD800 module receiver data outputs. Rx(n)(p/n) are AC-coupled 100 Ohm differential lines that should be terminated with 100 Ohm differentially at the Host ASIC(SerDes). The AC coupling is inside the QSFP-DD/QSFP-DD800/QSFP112 modules and not required on the Host board. When properly terminated, the differential voltage swing shall be less than or equal to 900 mVpp or as defined by the relevant standard, or whichever is less.

Output squelch for loss of optical input signal, hereafter Rx Squelch, is required and shall function as follows. In the event of the Rx input signal on any optical port becoming equal to or less than the level required to assert LOS, then the receiver output(s) associated with that Rx port shall be squelched. A single Rx optical port can be associated with more than one Rx output as shown in Table 22. In the squelched state output impedance levels are maintained while the differential voltage amplitude shall be less than 50 mVpp.

In normal operation the default case has Rx Squelch active. Rx Squelch can be deactivated using Rx Squelch Disable through the TWI serial interface. Rx Squelch Disable is an optional function.

4.6.2 Tx(n)(p/n)

Tx(n)(p/n) are QSFP-DD module transmitter data inputs. They are AC-coupled 100 Ohm differential lines with 100 Ohm differential terminations inside the QSFP-DD/QSFP-DD800/QSFP112 optical module. The AC coupling is implemented inside the QSFP-DD optical module and not required on the Host board.

Output squelch for loss of electrical signal, hereafter Tx Squelch, is an optional function. Where implemented it shall function as follows. In the event of the differential, peak-to-peak electrical signal amplitude on any electrical input lane becoming less than 70 mVpp, then the transmitter optical output associated with that electrical input lane shall be squelched and the associated TxLOS flag set. If multiple electrical input lanes are associated with the same optical output lane, the loss of any of the incoming electrical input lanes causes the optical output lane to be squelched.

For applications, e.g., Ethernet, where the transmitter off condition is defined in terms of average power, squelching by disabling the transmitter is recommended and for applications, e.g., InfiniBand, where the transmitter off condition is defined in terms of OMA, squelching the transmitter by setting the OMA to a low level is recommended.

In module operation, where Tx Squelch is implemented, the default case has Tx Squelch active. Tx Squelch can be deactivated using Tx Squelch Disable through the TWI serial interface. Tx Squelch and Tx Squelch Disable are optional functions.

4.7 Power Requirements

The power supply has six designated pads, VccTx, VccTx1, Vcc1, Vcc2, VccRx, VccRx1 in the connector. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination at the discretion of the module vendor. Power is applied concurrently to these pads.

A host board together with the QSFP-DD/QSFP-DD800 module(s) forms an integrated power system. The host supplies stable power to the module. The module limits electrical noise coupled back into the host system and limits inrush charge/current during hot plug insertion or module state transitions.

All power supply requirements in Table 10 shall be met at the maximum power supply current. No power sequencing of the power supply is required of the host system since the module sequences the contacts in the order of ground, supply and signals during insertion.

4.7.1 Power Classes and Maximum Power Consumption

There are two power modes: Low Power Mode and High Power Mode, and eight power classes, Class 1 - Class 8. Module power classes are defined in Table 9 and module power specifications are provided in Table 10.

Since a wide range of module power classes exist, to avoid exceeding the system power supply limits and cooling capacity when a module is inserted into a system designed to accommodate only low power consumption modules, it is recommended that host systems designed to accommodate only low power consumption modules also implement the state machine defined in the CMIS [5] and identify the power class of the module before allowing the module to go into High Power Mode, where power class 8 requires reading CMIS (Page00, Byte 201) to determine actual power consumption. This is to avoid exceeding the host system power supply limits and cooling capacity when a module exceeding the power class supported by the system is inserted.

Table 9- Power Classes

Power Class	Max Power (W)	CMIS Register
1	1.5	Direct readout of Page 00h Byte 200[000xxxxx]
2	3.5	Direct readout of Page 00h Byte 200[001xxxxx]
3	7.0	Direct readout of Page 00h Byte 200[010xxxxx]
4	8.0	Direct readout of Page 00h Byte 200[011xxxxx]
5	10	Direct readout of Page 00h Byte 200[100xxxxx]
6	12	Direct readout of Page 00h Byte 200[101xxxxx]
7	14	Direct readout of Page 00h Byte 200[110xxxxx]
8 ¹	>14	Direct readout of Page 00h Byte 200[111xxxxx]
Note: 1. When a module reports power class 8 the host must read CMIS Page 00h Byte 201 to determine module power dissipation. Please see CMIS Byte 201 register definition for more information.		

In general, the higher power classification levels are associated with higher data rates and longer reaches. The system designer is responsible for ensuring that the maximum case temperature does not exceed the case temperature requirements.

4.7.2 Host Board Power Supply Filtering

The specification of the host power supply filtering network is beyond the scope of this specification, particularly because of the wide range of module Power Classes. During power transient events, the host should ensure that any neighboring modules sharing the same supply stay within their specified supply voltage limits. The host should also ensure that the intrinsic noise of the power rail is filtered in order to guarantee the correct operation of the optical modules. The reference power supply filter is shown in Figure 11.




Figure 11: Reference Power Supply Filter for Module Testing

Any voltage drop across a filter network on the host is counted against the host DC set point accuracy specification. System designers should choose components with appropriate DCR and ESR, to minimize the voltage drop and the amount of noise coupled to the module. System designers should carefully choose components with appropriate DCR and ESR on host supporting power class 6 or higher, in order to minimize the voltage drop and the amount of noise coupled to the module.

The specifications for the power supply are shown in Table 10. The limits in Table 10 apply to the combined current that flows through all inductors in the power supply filter (represents host Icc current in Figure 11). Inrush current shall be measured with the appropriate equipment, such as current probes or shunt resistors. The test equipment shall provide enough bandwidth, vertical resolution, SNR and memory depth, in order to capture properly all the power events.

4.7.3 Module Power Supply Specification

In order to avoid exceeding the host system power capacity, if the host pulls LPMMode high, upon hot-plug, power cycle or reset, QSFP-DD/QSFP-DD800 modules shall power up in Low Power Mode. If the host does not pull LPMMode high the module will proceed to High Power Mode without host intervention. Figure 12 shows waveforms for maximum instantaneous, sustained and steady state currents for Low Power and High Power modes. Specification values for maximum instantaneous, sustained and steady state currents at each power class are given in Table 10.

The module shall not be affected by the instantaneous variations of the power supply caused by its own current drawing profile during all power transient events. The module shall support instantaneous power supply Vcc variations with a slew rate up to 175 mV / ms. No traffic hits or TWI errors shall be observed during Vcc variations.

1

Table 10- Power supply specifications, instantaneous, sustained, and steady state current limits

Parameter	Symbol	Min	Nom	Max	Unit
Power supply voltages VccTx, VccTx1, VccRx, VccRx1, Vcc1 & Vcc2 including ripple, droop and noise below 100 kHz ¹		3.135	3.3	3.465	V
Module inrush - instantaneous peak duration ²	T_ip			50	µs
Module inrush - initialization time ²	T_init			500	ms
Low Power Mode for all modules and Power Class 1 module					
Power Consumption Class	P_0			1.5	W
Instantaneous peak current at hot plug	Icc_ip_lp	-	-	600	mA
Sustained peak current at hot plug	Icc_sp_lp	-	-	495	mA
Steady state current	Icc_lp	See Note 3			mA
High Power Mode Power Class 2 module					
Power Consumption Class	P_2			3.5	W
Instantaneous peak current	Icc_ip_2	-	-	1400	mA
Sustained peak current	Icc_sp_2	-	-	1155	mA
Steady state current	Icc_2	See Note 3			mA
High Power Mode Power Class 3 module					
Power Consumption Class	P_3			7	W
Instantaneous peak current	Icc_ip_3	-	-	2800	mA
Sustained peak current	Icc_sp_3	-	-	2310	mA
Steady state current	Icc_3	See Note 3			mA
High Power Mode Power Class 4 module					
Power Consumption Class	P_4			8	W
Instantaneous peak current	Icc_ip_4	-	-	3200	mA
Sustained peak current	Icc_sp_4	-	-	2640	mA
Steady state current	Icc_4	See Note 3			mA
High Power Mode Power Class 5 module					
Power Consumption Class	P_5			10	W
Instantaneous peak current	Icc_ip_5	-	-	4000	mA
Sustained peak current	Icc_sp_5	-	-	3300	mA
Steady state current	Icc_5	See Note 3			mA
High Power Mode Power Class 6 module					
Power Consumption Class	P_6			12	W
Instantaneous peak current	Icc_ip_6	-	-	4800	mA
Sustained peak current	Icc_sp_6	-	-	3960	mA
Steady state current	Icc_6	See Note 3			mA
High Power Mode Power Class 7 module					
Power Consumption Class	P_7			14	W
Instantaneous peak current	Icc_ip_7	-	-	5600	mA
Sustained peak current	Icc_sp_7	-	-	4620	mA
Steady state current	Icc_7	See Note 3			mA
High Power Mode Power Class 8 module					
Power Consumption Class	P_8 ⁴			>14	W
Instantaneous peak current	Icc_ip_8	-	-	P_8/2.5	A
Sustained peak current	Icc_sp_8	-	-	P_8/3.03	A
Steady state current	Icc_8	-	-	9	A
Notes: 1. Measured at VccTx, VccTx1, VccRx, VccRx1, Vcc1 and Vcc2.					
2: T_ip and T_init are test conditions for measuring inrush current and not characteristics of the module					
3: The module must stay within its declared power class.					
4: P_8 is the module power dissipation reported by CMIS Byte 201.					

2





Figure 12: Instantaneous and sustained peak currents for Icc Host (see Table 10)

4.7.4 Host Board Power Supply Noise Output

- The host shall generate an effective weighted integrated spectrum RMS noise less than the eN_Host value in Table 12 when tested by the methods of SFF-8431 [29], D.17.1 with the following exceptions:
- The truncated function equation with coefficients from Table 11.
 - The resistor shall draw the maximum rated current per contact.
 - The frequency response of the truncated function is illustrated in Figure 13.

Table 11- Truncated Filter Response Coefficients for Host Power Supply Noise Output

Frequency	a	b	c	d	e
$10 \text{ Hz} \leq f \leq 240.2 \text{ Hz}$	0	0	0	0	-0.1
$240.2 \text{ Hz} \leq f \leq 24.03 \text{ kHz}$	0.3784	-3.6045	12.694	-19.556	11.002
$24.03 \text{ kHz} \leq f \leq 360.4 \text{ kHz}$	-22.67038	430.392	-3053.779	9574.26	-11175.98
$360.4 \text{ kHz} \leq f \leq 12.6 \text{ MHz}$	3.692166	-91.467	838.80	-3400.38	5139.285
$12.6 \text{ MHz} \leq f \leq 24 \text{ MHz}$	0	0	0	0	-60

**Figure 13: Truncated Transfer Response for Host Board Power Supply Noise Output measurement**

4.7.5 Module Power Supply Noise Output

The QSFP-DD/QSFP-DD800 modules when plugged into a reference module compliance board shall generate noise less than the value in Table 12 when tested by the methods of SFF-8431 [29], D.17.2. The module must pass module power supply noise output test in all operating modes. This test ensures the module will not couple excessive noise from inside the module back onto the host board.

The RMS module noise voltage output is defined in the frequency band from 10 Hz to 10 MHz. Module noise shall be measured with an appropriate probing technique at the input stage of the Vcc PSU filtering network, see Figure 14.




Figure 14: Module Noise Injection Point

4.7.6 Module Power Supply Noise Tolerance

The QSFP-DD/QSFP-DD800 modules shall meet all requirements and remain fully operational in the presence of a reference noise waveform described in Table 12 superimposed on the DC voltage. The reference noise waveform consists of triangular sweep of supply voltage Vcc PSU from 3.135 to 3.465 while a sinusoidal 1 kHz to 1 MHz noise is added to Vcc PSU. This emulates the worst case noise the module must tolerate and be fully operational. The reference noise shall be injected at the input stage of the Vcc PSU filtering network, see Figure 14. An appropriate probing technique is required for noise characterization.

Table 12- Power Supply Output Noise and Tolerance Specifications

Parameter	Symbol	Min	Nom	Max	Unit
Host RMS noise output 40 Hz-10 MHz (eN_Host)				25	mV
Module RMS noise output 10 Hz - 10 MHz				30	mV
Module sinusoidal power supply noise tolerance 1 kHz - 1 MHz (p-p) ¹	PSNR _{mod}			66	mV
Vcc PSU triangular tolerance waveform amplitude (p-p) ²		3.135		3.465	V
Vcc PSU triangular tolerance waveform frequency (p-p)		0.001		1000	Hz

Notes:

1. Module sinusoidal power supply noise must be added to the Vcc PSU triangular waveform.
2. Assumes nominal Vcc PSU=3.3 V.

4.8 ESD

Where ESD performance is not otherwise specified, e.g., in the Ethernet specification, the QSFP-DD/QSFP-DD800 modules shall meet ESD requirements given in EN61000-4-2, criterion B test specification when installed in a properly grounded cage and chassis. The units are subjected to 15 kV air discharges during operation and 8 kV direct contact discharges to the case. All the QSFP-DD/QSFP-DD800 modules and host pads including high speed signal pads shall withstand 1000 V electrostatic discharge based on Human Body Model per JEDEC JS-001 [9][20] and IEC EN6100-4-2 [8].

4.9 Clocking Considerations

4.9.1 Data Path Description

Within a module, host electrical and module media lanes are grouped together into a logical concept called a data path. A data path is intended to represent a group of lanes over which a block of data is distributed that will be powered up or down and initialized together. Some examples include a 100GAUI-4 to 100GBASE-SR4 module implementation, where the data path would include four host electrical lanes and four module media lanes, or a 400GAUI-8 to 400GBASE-DR4 module implementation, where the data path would include eight host electrical lanes and four module media lanes.

4.9.2 TX Clocking Considerations

Within a given Tx data path the host is responsible for ensuring that all electrical lanes delivered to the module are frequency synchronous (sourced from the same clock domain). If a module supports multiple Tx data paths running concurrently, the different Tx data paths can either all be in a single clock domain or separate clock domains. The module advertises which of these two modes it supports via the management registers.

If the module supports multiple Tx data paths running concurrently in a single clock domain, the module shall ensure that active Tx data paths continue to operate undisturbed even as other Tx data paths (and their associated Tx input lanes) are enabled/disabled by the host.

4.9.3 Rx Clocking Considerations

Within a given Rx data path all lanes received on the module media interface are required to be frequency synchronous (sourced from the same clock domain). If a module supports multiple Rx data paths running concurrently, the module shall allow the different Rx data paths to be asynchronous from each other (sourced from separate clock domains).

5 QSFP112 Electrical Specification and Management Interface Timing

This Chapter contains signal definitions and requirements that are specific to the for QSFP112 hosts and modules. Hosts designed to the requirements of this chapter accept modules in the QSFP family as well as QSFP112 modules. Compliance points for electrical measurements are defined in the applicable industry standards.

5.1 QSFP112 Electrical Connector

The QSFP112 module edge connector consists of a single paddle card with 19 pads on the top and 19 pads on the bottom of the paddle card for a total of 38 pads. The QSFP112 pads are for 100 Gb/s operation but are compatible with the classic QSFP+/QSFP28 [32] modules with exception that the current rating for Vcc, VccRx, and VccTx contacts are increased to 1.5 A.

The pads are designed for a sequenced mating:

- First mate "1"– ground pads
- Second mate "2"– power pads
- Third mate "3"– signal pads



Where color green identifies ground pads, color red identifies power pads, color orange identifies low speed signal/control pads, and color blue identifies high speed I/O pads.

The QSFP+/QSFP28/QSFP112 pads mates in following sequential order ground, power, and signals, see Table 13.

Figure 15 shows the signal symbols and pad numbering for the QSFP112 module edge connectors. The diagram shows the module PCB edge as a top and bottom view. There are 38 pads intended for high speed signals, low speed signals, power and ground connections.

Table 13 provides more information about each of the 38 pads. Figure 89 shows QSFP112 module paddle card dimensions. The QSFP112 connector can be integrated into a 1x1 or 2x1 stacked configuration with 1 or 2 ports as illustrated by Figure 91 and Figure 95

For EMI protection the signals from the host connector should be shut off when the QSFP112 modules are not present. Standard board layout practices such as connections to Vcc and GND with vias, use of short and equal-length differential signal lines are recommended. The chassis ground (case common) of the QSFP112 modules should be isolated from the module's circuit ground, GND, to provide the equipment designer flexibility regarding connections between external electromagnetic interference shields and circuit ground, GND, of the module.



**Classic
QSFP+/QSFP28/QSFP112 Pads**

Figure 15: QSFP112 module pad assignment and layout

1
2

Table 13- QSFP112 Pad Function Definition

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
1		GND	Ground	1	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3	
4		GND	Ground	1	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3	
7		GND	Ground	1	1
8	LVTTL-I	ModSelL	Module Select	3	
9	LVTTL-I	ResetL	Module Reset	3	
10		VccRx	+3.3V Power Supply Receiver	2	2
11	LVC MOS-I/O	SCL	TWI serial interface clock	3	
12	LVC MOS-I/O	SDA	TWI serial interface data	3	
13		GND	Ground	1	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3	
15	CML-O	Rx3n	Receiver Inverted Data Output	3	
16		GND	Ground	1	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
18	CML-O	Rx1n	Receiver Inverted Data Output	3	
19		GND	Ground	1	1
20		GND	Ground	1	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
23		GND	Ground	1	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
26		GND	Ground	1	1
27	LVTTL-O	ModPrsL	Module Present	3	
28	LVTTL-O	IntL/ RxLOS	Interrupt/optional RxLOS	3	
29		VccTx	+3.3V Power supply transmitter	2	2
30		Vcc1	+3.3V Power supply	2	2
31	LVTTL-I	LPMODE/ TxDis	Low Power mode/optional TX Disable	3	
32		GND	Ground	1	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3	
35		GND	Ground	1	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3	
38		GND	Ground	1	1

Note 1: QSFP112 uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. Each connector Gnd contact is rated for a maximum current of 500 mA.

Note 2: VccRx, Vcc1, and VccTx shall be applied concurrently. Supply requirements defined for the host side of the Host Card Edge Connector are listed in Table 10. For power classes 4 and above the module differential loading of input voltage pads must not result in exceeding contact current limits. Each connector Vcc contact is rated for a maximum current of 1500 mA.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1, 2, and 3 see Figure 15 for pad locations.

5.2 QSFP112 Low Speed Electrical Hardware Signals

In addition to the TWI serial interface the module has the following low speed signals for control and status:

- ModSelL
- ResetL
- LPMode/TxDis
- ModPrsL
- IntL/RxLOSL

The QSFP112 low speed is similar and follows SFF-8679 [32] specifications.

5.2.1 ModSelL

The ModSelL is an input signal that shall be pulled to Vcc in the QSFP112 modules (see Table 14). When held low by the host, the module responds to TWI serial communication commands. The ModSelL allows the use of multiple QSFP112 modules on a single TWI interface bus. When ModSelL is “High”, the module shall not respond to or acknowledge any TWI interface communication from the host.

In order to avoid conflicts, the host system shall not attempt TWI interface communications within the ModSelL de-assert time after any QSFP112 modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

5.2.2 ResetL

The ResetL signal shall be pulled to Vcc in the module (see Table 14). A low level on the ResetL signal for longer than the minimum pulse length ($t_{\text{Reset_init}}$) (See Table 16) initiates a complete module reset, returning all user module settings to their default state.

5.2.3 LPMode/TxDis

LPMode/TxDis is a dual-mode input signal from the host operating with active high logic. It shall be pulled towards Vcc in the module. At power-up or after ResetL is deasserted LPMode/TxDis behaves as LPMode. If supported, LPMode/TxDis can be configured as TxDis using the TWI interface except during the execution of a reset. Timing requirements for LPMode/TxDis mode changes are found in, see Table 16. LPMode is used in the control of the module power mode, see CMIS [5] Chapter 6.3.1.3.

When LPMode/TxDis is configured as LPMode, the module behaves as though TxDis=0. By using the LPMode signal and a combination of the Power_override, Power_set and High_Power_Class_Enable software control bits the host controls how much power a module can consume. When LPMode/TxDis is configured as TxDis, the module behaves as though LPMode=0. In this mode LPMode/TxDis when set to 1 or 0 disables or enables all optical transmitters within the times specified in Table 16.

Changing LPMode/TxDis mode from LPMode to TxDis when the LPMode/TxDis state is high disables all optical transmitters. If the module was in low power mode, then the module transitions out of low power mode at the same time. If the module is already in high power state (Power Override control bits) with transmitters already enabled, the module shall disable all optical transmitters. Changing the LPMode/TxDis mode from LPMode to TxDis when the LPMode/TxDis state is low, simply changes the behavior of the mode of LPMode/TxDis. The behavior of the module depends on the Power Override control bits.

Note that the “soft” functions of TxDis, LPMode, IntL and RxLOSL allow the host to poll or set these values over the TWI interface as an alternative to monitoring/setting signal values. Asserting either the “hardware” or “soft bit” (or both) for TxDis or LPMode results in that function being asserted.

1 *Editor's Note: registers to support optional TxDis will be added in future revisions of CMIS.*
2

3 **5.2.4 ModPrsL**

4 ModPrsL shall be pulled up to Vcc Host on the host board and pulled low in the module (see Table 14). The
5 ModPrsL is asserted "Low" when the module is inserted. The ModPrsL is deasserted "High" when the module
6 is physically absent from the host connector due to the pull-up resistor on the host board.
7

8 **5.2.5 IntL/RxLOSL**


9 IntL/RxLOSL is a dual-mode active-low, open-collector output signal from the module. It shall be pulled up
10 towards Vcc on the host board (see Table 14). At power-up or after ResetL is released to high, IntL/RxLOSL is
11 configured as IntL. When the IntL signal is asserted Low it indicates a change in module state, a possible
12 module operational fault or a status critical to the host system. The host identifies the source of the interrupt
13 using the TWI serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read. If dual
14 mode operation supported, IntL/RxLOSL can be optionally programmed as RxLOSL using the TWI interface
15 except during the execution of a reset. If the module has no interrupt flags asserted (IntL/RxLOSL is high),
16 there should be no change in IntL/RxLOSL states after the mode change.
17

18 If IntL/RxLOSL is configured as RxLOSL, a low indicates that there is a loss of received optical power on at
19 least one lane. "high" indicates that there is no loss of received optical power. Timing requirements for
20 IntL/RxLOSL including fast RxLOS mode are found in Table 16. The actual condition of loss of optical receive
21 power is specified by other governing documents, as the alarm threshold level is application specific. The
22 module shall pull RxLOSL to low if any lane in a multiple lane module or cable has a LOS condition and shall
23 release RxLOSL to high only if no lane has a LOS condition.
24

25 *Editor's note registers to support optional RxLOSL will be added in future revisions of CMIS.*
26

27 **5.3 Examples of QSFP112 Host Board Schematic**

28 Figure 16, Figure 17, and Figure 18 show examples of QSFP112 host PCB schematics with connections to
29 CDR and control ICs. A 4-wide electrical/optical interface is shown. Note alternate electrical/optical interfaces
30 are supported using optical multiplexing (WDM) or electrical multiplexing. The QSFP112 host board
31 schematics are similar to SFF-8679 [32] but follows QSFP-DD/QSFP-DD800 schematics, with specifics pullup
32 resistors listed on the schematics.
33




QSFP112 Optical Module

Note: Filter capacitors values are informative and application dependent, 0.1 μF capacitors should be placed in close proximity to power pads and may be duplicated for individual pads to provide additional high frequency filtering.

Note: Vcc1 may be connected to VccTx or VccRx within the module provided the applicable derating of the maximum current limit is used.

Figure 16: Example QSFP112 Host Board Schematic for Optical Modules

1
2
3




QSFP112 Active Copper Cable Module

Note: Filter capacitors values are informative and application dependent, 0.1 μ F capacitors should be placed in close proximity to power pads and may be duplicated for individual pads to provide additional high frequency filtering.

Note: Vcc1 may be connected to VccTx or VccRx within the module provided the applicable derating of the maximum current limit is used.

Figure 17: Example QSFP112 host board schematic for Active Copper Cable Module

1
2
3



QSFP112 Passive Copper Copper Module

Note: Filter capacitors values are informative and application dependent, 0.1 μ F capacitors should be placed in close proximity to power pads and may be duplicated for individual pads to provide additional high frequency filtering.

Note: Recommended filtering is only valid for dedicated passive copper cable ports. For ports supporting both passive and active modules use recommended filtering from Figure 16 or 17.

Figure 18: Example QSFP112 Host Board Schematic for Passive Copper Cable Module

1
2
3

5.4 Low Speed Electrical Specification

TWI bus composed of the initiator and the target devices, the initiator controls the bus and the target device respond to the initiator requests. This section follows QSFP-DD/QSFP-DD800 4.4 TWI logics levels and bus loading. This specification follows SFF-8679 [32] but with following exceptions, supporting 1 MHz FastMode+ and different lin.

5.4.1 TWI Logic Levels and Bus Loading

Low speed signaling other than the SCL and SDA interface is based on Low Voltage (LVTTTL/LVCMOS) operating at V_{cc} . V_{cc} refers to the generic supply voltages of V_{ccTx} , V_{ccRx} , V_{cc} host or V_{cc1} . Hosts shall use a pull-up resistor connected to V_{cc} host on each of the TWI interface SCL (clock), SDA (data), and all low speed status outputs (see Table 14). The SCL and SDA is a hot plug interface that may support a bus topology. During module insertion or removal, the module may implement a pre-charge circuit which prevents corrupting data transfers from other modules that are already using the bus.

Tradeoffs between pull-up resistor values, total bus capacitance and the estimated bus rise/fall times are shown Figure 19.

The QSFP112 low speed electrical specifications are given in Table 14, where some of the parameters are more stringent than JEDEC JESD8C [20]. Implementations compliant to this specification ensures compatibility between TWI host bus initiator and the TWI target device.

Table 14- Low Speed Control and Sense Signals

Parameter	Symbol	Min	Max	Unit	Condition
SCL and SDA	VOL	0	0.4	V	IOL (max)=3 mA for fast mode, 20 mA for Fast-mode plus
SCL and SDA	VIL	-0.3	$V_{cc} \cdot 0.3$	V	
	VIH	$V_{cc} \cdot 0.7$	$V_{cc} + 0.5$	V	
Capacitance for SCL and SDA I/O signal	Ci		14	pF	
Total bus capacitive load for SCL and SDA	Cb		100	pF	For 400 kHz clock rate use 3 k Ω pullup resistor, max. For 1000 kHz clock rate refer to Figure 6.
			200	pF	For 400 kHz clock rate use 1.6 k Ω pullup resistor, max. For 1000 kHz clock rate refer to Figure 6.
LPMode/TxDis, ResetL, ModSelL	VIL	-0.3	0.8	V	
	VIH	2	$V_{cc} + 0.3$	V	
LPMode, ResetL and ModSelL	Iin		360	μ A	$0V < V_{in} < V_{cc}$
IntL/RxLOS	VOL	0	0.4	V	IOL=2.0 mA
	VOH	$V_{cc} - 0.5$	$V_{cc} + 0.3$	V	10 k Ω pull-up to Host V_{cc}
ModPrsL	VOL	0	0.4	V	IOL=2.0 mA
	VOH				ModPrsL can be implemented as a short-circuit to GND on the module




Figure 19: SDA/SCL options for pull-up resistor, bus capacitance and rise/fall times

5.5 Management Interface

A management interface, as already commonly used in other form factors like QSFP, SFP, and CDFP, is specified in order to enable flexible use of the module by the user. The QSFP-DD/QSFP-DD800, and QSFP112 modules memory map are based on “Common Management Interface Specification (CMIS)” (see www.QSFP-DD.com) [5]. Note: The CMIS management memory map structurally supports multiples of 8 lanes. In case of QSFP112 plugged into QSFP-DD/QSFP-DD800 or into QSFP112 socket, host lanes 5-8 are physically not connected and should be ignored. This is visible to a host by the fact that all of the QSFP112 advertised data paths for module Applications make use of host lanes 1-4 only.

Some timing requirements are critical, especially for a multi-lane device, so the interface speed may optionally be increased. Byte 00h on the Lower Page or Address 128 Page 00h is used to indicate the use of CMIS with 4 host lanes instead of 8 lanes. When a classic QSFP+/QSFP28 module is inserted into a QSFP112 port the host must determine which memory map to use (e.g., SFF-8636 [30] or CMIS [5]) based on the QSFP+ identifier at Byte 00h on the Lower Page or Address 128 Page 00h.

In some applications, muxing or demuxing may occur in the module. In this specification, all references to lane numbers are based on the electrical connector interface lanes, unless otherwise indicated. In cases where a status or control aspect is applicable only to lanes after muxing or demuxing has occurred, the status or control is intended to apply to all lanes in the mux group, unless otherwise indicated.

Low speed signaling is based on Low Voltage CMOS (LVCMOS) operating at Vcc, [20]. Hosts shall use a pull-up resistor connected to Vcc_host on the TWI interface SCL (clock) and SDA (Data) signals. Detailed electrical specifications are given in 5.4. Timing specifications for management functionality involving electrical low speed signals are found are given in Table 16

Nomenclature for all registers more than 1 bit long is MSB-LSB.

1
2
3
4
5
6
7
8
9

5.5.1 Management Interface Timing Specification

The timing parameters for the TWI interface (TWI) to the QSFP112 module memory transaction timings are shown in Figure 20 and specified in Table 15 and is compatible with I2C [21]. The default clock rate is a maximum of 400 kHz with an option to support up to a maximum of 1 MHz. This clause closely follows the QSFP+ SFF-8636 [30] specification but with the addition of Fast Mode+. This specification also defines tBUF timing, tWR timing, tNACK timing, tBPC timing.




Figure 20: TWI Timing Diagram

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

1 **Table 15- Management Interface timing parameters**

TWI Modes		Fast Mode (400 kHz)		Fast Mode+ (1 MHz)			
Parameter	Symbol	Min	Max	Min	Max	Unit	Conditions
Clock Frequency	fSCL	0	400	0	1000	kHz	
Clock Pulse Width Low	tLOW	1.3		0.50		µs	
Clock Pulse Width High	tHIGH	0.6		0.26		µs	
Time bus free before new transmission can start	tBUF	20		20		µs	Between STOP and START and between ACK and ReStart
START Hold Time	tHD.STA	0.6		0.26		µs	The delay required between SDA becoming low and SCL starting to go low in a START
START Setup Time	tSU.STA	0.6		0.26		µs	The delay required between SCL becoming high and SDA starting to go low in a START
Data In Hold Time	tHD.DAT	0		0		µs	
Data In Setup Time	tSU.DAT	0.1		0.1		µs	
Input Rise Time	tR		300		120	ns	From (VL,MAX=0.3*Vcc) to (VIH,MIN=0.7*Vcc), see Figure 6
Input Fall Time	tF		300		120	ns	From (VIH,MIN=0.7*Vcc) to (VIL,MAX=0.3*Vcc), see Figure 6
STOP Setup Time	tSU.STO	0.6		0.26		µs	
STOP Hold Time	tHD.STO	0.6		0.26		µs	
Aborted sequence – bus release	Deselect _Abort		2		2	ms	Delay from a host de-asserting ModSelL (at any point in a bus sequence) to the QSFP-DD module releasing SCL and SDA
ModSelL Setup Time ¹	tSU. ModSelL	2		2		ms	ModSelL Setup Time is the setup time on the select line before the start of a host initiated TWI serial bus sequence.
ModSelL Hold Time ¹	tHD. ModSelL	2		2		ms	ModSelL Hold Time is the delay from completion of TWI serial bus sequence to changes of module select status.
TWI Serial Interface Clock Holdoff “Clock Stretching”	T_clock_hold		500		500	µs	Time the QSFP-DD module may hold the SCL line low before continuing with a read or write operation.
Complete Single or Sequential Write to non-volatile registers	tWR		80		80	ms	Time to complete a Single or Sequential Write to non-volatile registers.
Accept a single or sequential write to volatile memory	tNACK		10		10	ms	Time to complete a Single or Sequential Write to volatile registers.
Time to complete a memory bank/page	tBPC		10		10	ms	Time to complete a memory bank and/or page change.
Endurance (Write Cycles)		50k		50k		cycles	Module Case Temperature = 70 °C

Note 1: Management registers can be read to determine alternate ModSelL set up and hold times. See CMIS 8.4.5, Durations Advertising or SFF-8636 6.2.9, Free Side Device Properties (Page 00h, Bytes 107-115).

1 The TWI serial interface address of the QSFP112 module is 1010000X (A0h). In order to allow access to
 2 multiple QSFP-DD/QSFP-DD800 modules on the same TWI serial bus, the QSFP112 includes a module select
 3 pad, ModSelL. This input (which is pulled high, deselected in the module) must be held low by the host to
 4 select the module of interest and allow communication over the TWI serial interface. The module must not
 5 respond to or accept TWI serial bus instructions unless it is selected.
 6

7 Before initiating a TWI serial bus communication, the host shall provide setup time on the ModSelL line of all
 8 modules on the TWI bus. The host shall not change the ModSelL line of any module until the TWI serial bus
 9 communication is complete and the hold time requirement is satisfied.
 10

11 **5.5.1.1 Bus timing tBUF**

12 The timing attribute tBUF is the bus free time between sequential TWI transactions, see Figure 21. It's
 13 measured from the low to high SDA edge of the Stop condition of the Write transaction to the high to low SDA
 14 edge of the Start condition for the next transaction.
 15

16 **5.5.1.2 Bus timing tWR**

17 The timing attribute tWR is the maximum time allowed for a module to complete its internally timed write cycle
 18 after a single or sequential write to non-volatile memory before the next basic management operation can be
 19 accepted, see Figure 21. The write cycle completion time is measured from the low to high SDA edge of the
 20 STOP condition of the Write transaction to the high to low SDA edge of the START condition for the next
 21 transaction.
 22




Figure 21: Bus timing tWR

1
2
3
4
5
6
7
8
9

5.5.1.3 Bus timing tNACK

The timing attribute tNACK is the maximum time allowed for a module to complete its internally timed write cycle after a single or sequential write to a volatile memory location before the next basic management operation can be accepted, see Figure 22. The write cycle completion time is measured from the low to high SDA edge of the STOP condition of the Write transaction to the high to low SDA edge of the START condition for the next transaction.




Figure 22: Bus timing tNACK

10
11
12

5.5.1.4 Bus timing tBPC

The timing attribute tBPC is the time required for a module to complete the change for the requested Bank and/or Page selection, see Figure 23. It's measured from the low to high SDA edge of the Stop condition of the Write transaction to the high to low SDA edge of the Start condition for the next transaction.

13
14
15
16




Figure 23: Bus timing tBPC

1
2
3

5.5.2 Timing for soft control and status functions

Timing for QSFP112 soft control status functions is described in Table 16. Squelch and disable timings are defined in Table 17.

Table 16- Timing for QSFP112 soft control and status functions

Parameter	Symbol	Min	Max	Unit	Conditions
MgmtInitDuration	Max MgmtInit Duration		2000	ms	Time from power on ¹ , hot plug or rising edge of reset until the high to low SDA transition of the Start condition for the first acknowledged TWI transaction.
ResetL Assert Time	t_reset_init	10		µs	Minimum pulse time on the ResetL signal to initiate a module reset.
Int/RxLOS Mode Change	t_IntL/RxLOSL		100	ms	Time to change between IntL and RxLOSL modes of the dual- mode signal IntL/RxLOSL.
LPMODE/TxDis mode change time	t_LPMODE/TxDis		100	ms	Time to change between LPMODE and TxDis modes of LPMODE/TxDis
IntL Assert Time	ton_IntL		200	ms	Time from occurrence of condition triggering IntL until Vout:IntL=Vol
IntL Deassert Time	toff_IntL		500	µs	Time from clear on read ² operation of associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.
RxLOS Assert Time	ton_los		100	ms	Time from Rx LOS condition present to Rx LOS bit set (value = 1b) and IntL asserted ³ .
Rx LOS Assert Time (optional fast mode)	ton_losf		1	ms	Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted ³ .
RxLOS Deassert Time (optional fast mode)	toff_f_LOS		3	ms	Optional fast mode is advertised via the CMIS. Time from optical signal above the LOS deassert threshold to when the module releases the RxLOSL signal to high.
TX Disable Assert Time	ton_TxDis		100	ms	Time from Tx Disable bit set to 1 until optical output falls below 10% of nominal.
TX Disable Assert Time (optional fast mode)	ton_f_TxDis		3	ms	Optional fast mode is advertised via CMIS. Time from TxDis signal high to the optical output reaching the disabled level
TX Disable Deassert Time	toff_TxDis		400	ms	Time from Tx Disable bit cleared to 1 until optical output rises above 90% of nominal ⁴ .
Tx Fault Assert Time	ton_Txfault		200	ms	Time from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.
Flag Assert Time	ton_flag		200	ms	Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.
Mask Assert Time	ton_mask		100	ms	Time from mask bit set (value=1b) ⁵ until associated IntL assertion is inhibited
Mask Deassert Time	toff_mask		100	ms	Time from mask bit cleared (value=0b) ⁵ until associated IntL operation resumes
Data Path Tx Turn On Max Duration ⁶	DataPathTxTurnOn_MaxDuration				see CMIS memory P01h: B168
Data Path Tx Turn Off Max Duration ⁶	DataPathTxTurnOff_MaxDuration				see CMIS memory P01h: B168
Data Path Deinit Max Duration ⁶	DataPathDeinit_MaxDuration				see CMIS memory P01h: B144

Data Path Init Max Duration ⁶	DataPathInit_MaxDuration	see CMIS memory P01h: B144
Module Pwr Up Max Duration ⁷	ModulePwrUp_MaxDuration	see CMIS memory P01h: B167
Module Pwr Dn Max Duration ⁷	ModulePwrDn_MaxDuration	see CMIS memory P01h: B167

Notes: 1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 19.

2. Measured from low to high SDA edge of the Stop condition of the read transaction.

3. Rx LOS condition is defined at the optical input by the relevant standard.

4. Tx Squelch Deassert time is longer than SFF-8679 [32].

5. Measured from low to high SDA edge of the Stop condition of the write transaction.

6. Measured from the low to high SDA edge of the Stop condition of the Write transaction until the IntL for the state change Vout:IntL=Vol, unless the module advertises a less than 1 ms duration in which case there is no defined measurement.

7. Measured from the low to high SDA edge of the Stop condition of the Write transaction until the IntL for the state change Vout:IntL=Vol.

1
2

Table 17- I/O Timing for Squelch & Disable

Parameter	Symbol	Max	Unit	Conditions
Rx Squelch Assert Time	ton_Rxsq	15	ms	Time from loss of Rx input signal until the squelched output condition is reached, see 4.6.1.
Tx Squelch Assert Time	ton_Txsq	400	ms	Time from loss of Tx input signal until the squelched output condition is reached, see 4.6.2.
Tx Squelch Deassert Time	toff_Txsq	1.5	s	Tx squelch deassert is system and implementation dependent, see also 4.6.2.
Tx Disable Assert Time	ton_txdis	100	ms	Time from the stop condition of the Tx Disable write sequence ¹ until optical output falls below 10% of nominal.
Tx Disable Assert Time (optional fast mode)	ton_txdisf	3	ms	Time from Tx Disable bit set (value = 1b) ¹ until optical output falls below 10% of nominal, see notes 2 and 3.
Tx Disable Deassert Time	toff_txdis	400	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical output rises above 90% of nominal, see notes 2, and 3.
Tx Disable Deassert Time (optional fast mode)	toff_txdisf	10	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical output rises above 90% of nominal, see notes 2 and 3.
Rx Output Disable Assert Time	ton_rxdis	100	ms	Time from Rx Output Disable bit set (value = 1b) ¹ until Rx output falls below 10% of nominal
Rx Output Disable Deassert Time	toff_rxdis	100	ms	Time from Rx Output Disable bit cleared (value = 0b) ¹ until Rx output rises above 90% of nominal.
Squelch Disable Assert Time	ton_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit set (value = 0b) ¹ until squelch functionality is disabled.
Squelch Disable Deassert Time	toff_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit cleared (value = 0b) ¹ until squelch functionality is enabled.

Notes:

1. Measured from LOW to HIGH SDA signal transition of the STOP condition of the write transaction.

2. CMIS 4.0 and beyond the listed values are superseded by the advertised DataPathTxTurnOff_MaxDuration and DataPathTxTurnOn_MaxDuration times in P01h.168.

3. Listed values place a limit on the DataPathTxTurnOff_MaxDuration and DataPathTxTurnOn_MaxDuration times (P01h.168) that can be advertised by such modules (for CMIS 4.0 and beyond).

3
4

5.6 High Speed Electrical Specification

For detailed QSFP112 electrical specifications for operation up to 29 GBd see e.g., IEEE Std 802.3-2018 Annex 86A, Annex 83E, Annex 120C, or Annex 120E [15]; Fibre Channel FC-PI-6 [1], FC-PI-7 [2]; OIF CEI 4.0 [22]; InfiniBand FDR, EDR, and HDR specifications [19]. For detailed QSFP-DD-800 electrical specifications for operation up to 58 GBd see e.g., IEEE P802.3ck Annex 120G [17]; Fibre Channel FC-PI-8 [3]; OIF CEI-112G-VSR [22]; InfiniBand NDR specifications [19].

Partial or complete squelch specifications may be provided in the appropriate specification. Where squelch is not fully defined by the appropriate specification, the recommendations of the following subsections 5.6.1 and 5.6.2 may be used.

Editor's note: squelch levels for 100 Gb/s PAM4 may need to be lowered and currently under investigation.

5.6.1 Rx(n)(p/n)

Rx(n)(p/n) are QSFP112 module receiver data outputs. Rx(n)(p/n) are AC-coupled 100 Ohm differential lines that should be terminated with 100 Ohm differentially at the Host ASIC(SerDes). The AC coupling is inside the QSFP112 modules and not required on the Host board. When properly terminated, the differential voltage swing shall be less than or equal to 900 mVpp or as defined by the relevant standard, or whichever is less.

Output squelch for loss of optical input signal, hereafter Rx Squelch, is required and shall function as follows. In the event of the Rx input signal on any optical port becoming equal to or less than the level required to assert LOS, then the receiver output(s) associated with that Rx port shall be squelched. A single Rx optical port can be associated with more than one Rx output as shown in Table 22. In the squelched state output impedance levels are maintained while the differential voltage amplitude shall be less than 50 mVpp.

In normal operation the default case has Rx Squelch active. Rx Squelch can be deactivated using Rx Squelch Disable through the TWI serial interface. Rx Squelch Disable is an optional function.

5.6.2 Tx(n)(p/n)

Tx(n)(p/n) are QSFP-DD module transmitter data inputs. They are AC-coupled 100 Ohm differential lines with 100 Ohm differential terminations inside the QSFP112 optical module. The AC coupling is implemented inside the QSFP112 optical module and not required on the Host board.

Output squelch for loss of electrical signal, hereafter Tx Squelch, is an optional function. Where implemented it shall function as follows. In the event of the differential, peak-to-peak electrical signal amplitude on any electrical input lane becoming less than 70 mVpp, then the transmitter optical output associated with that electrical input lane shall be squelched and the associated TxLOS flag set. If multiple electrical input lanes are associated with the same optical output lanes, the loss of any of the incoming electrical input lanes causes the optical output lane to be squelched.

For applications, e.g., Ethernet, where the transmitter off condition is defined in terms of average power, squelching by disabling the transmitter is recommended and for applications, e.g., InfiniBand, where the transmitter off condition is defined in terms of OMA, squelching the transmitter by setting the OMA to a low level is recommended.

In module operation, where Tx Squelch is implemented, the default case has Tx Squelch active. Tx Squelch can be deactivated using Tx Squelch Disable through the TWI serial interface. Tx Squelch and Tx Squelch Disable are optional functions.

5.7 Power Requirements

The power supply has three designated pads, VccTx, Vcc1, and VccRx in the connector. VccRx, Vcc1, and VccTx may be internally connected within the module in any combination at the discretion of the module vendor. Power is applied concurrently to these pads.

A host board together with the QSFP112 module(s) forms an integrated power system. The host supplies stable power to the module. The module limits electrical noise coupled back into the host system and limits inrush charge/current during hot plug insertion or module state transitions.

All power supply requirements in Table 19 shall be met at the maximum power supply current. No power sequencing of the power supply is required of the host system since the module sequences the contacts in the order of ground, supply and signals during insertion.

5.7.1 QSFP112 Power Classes and Maximum Power Consumption

There are two power modes: Low Power Mode and High Power Mode, and eight power classes, Class 1 - Class 8. Module power classes are defined in Table 18 and module power specifications are provided in Table 19.

Since a wide range of module power classes exist, to avoid exceeding the system power supply limits and cooling capacity when a module is inserted into a system designed to accommodate only low power consumption modules, it is recommended that host systems designed to accommodate only low power consumption modules also implement the state machine defined in the CMIS [5] and identify the power class of the module before allowing the module to go into High Power Mode, where power class 8 requires reading CMIS (Page00, Byte 201) to determine actual power consumption. This is to avoid exceeding the host system power supply limits and cooling capacity when a module exceeding the power class supported by the system is inserted.

Table 18- QSFP112 Power Classes

Power Class	Max Power (W)	CMIS Register
1	1.5	Direct readout of Page 00h Byte 200[000xxxxx]
2	2.0	Direct readout of Page 00h Byte 200[001xxxxx]
3	2.5	Direct readout of Page 00h Byte 200[010xxxxx]
4	3.5	Direct readout of Page 00h Byte 200[011xxxxx]
5	4.0	Direct readout of Page 00h Byte 200[100xxxxx]
6	4.5	Direct readout of Page 00h Byte 200[101xxxxx]
7	5.0	Direct readout of Page 00h Byte 200[110xxxxx]
8 ¹	>5.0	Direct readout of Page 00h Byte 200[111xxxxx]
Note: 1. When a module reports power class 8 the host must read CMIS Page 00h Byte 201 to determine module power dissipation. Please see CMIS Byte 201 register definition for more information.		

In general, the higher power classification levels are associated with higher data rates and longer reaches. The system designer is responsible for ensuring that the maximum case temperature does not exceed the case temperature requirements.

5.7.2 QSFP112 Host Board Power Supply Filtering

The specification of the host power supply filtering network is beyond the scope of this specification, particularly because of the wide range of module Power Classes. During power transient events, the host should ensure that any neighboring modules sharing the same supply stay within their specified supply voltage limits. The host should also ensure that the intrinsic noise of the power rail is filtered to guarantee the correct operation of the optical modules. The reference power supply filter is shown in Figure 24.




Figure 24: Reference Power Supply Filter for Module Testing

Any voltage drop across a filter network on the host is counted against the host DC set point accuracy specification. System designers should choose components with appropriate DCR and ESR, in order to minimize the voltage drop and the amount of noise coupled to the module. System designers should carefully choose components with appropriate DCR and ESR on host supporting power class 6 or higher, in order to minimize the voltage drop and the amount of noise coupled to the module.

The specifications for the power supply are shown in Table 19. The limits in Table 19 apply to the combined current that flows through all inductors in the power supply filter (represents host Icc current Figure 24). Inrush current shall be measured with the appropriate equipment, such as current probes or shunt resistors. The test equipment shall provide enough bandwidth, vertical resolution, SNR and memory depth, in order to capture properly all the power events.

5.7.3 Module Power Supply Specification

To avoid exceeding the host system power capacity, if the host pulls LPM mode high, upon hot-plug, power cycle or reset, QSFP112 modules shall power up in Low Power Mode. If the host does not pull LPM mode high the module will proceed to High Power Mode without host intervention. Figure 25 shows waveforms for maximum instantaneous, sustained and steady state currents for Low Power and High Power modes. Specification values for maximum instantaneous, sustained and steady state currents at each power class are given in Table 19.

The module shall not be affected by the instantaneous variations of the power supply caused by its own current drawing profile during all power transient events. The module shall support instantaneous power supply Vcc variations with a slew rate up to 175 mV / ms. No traffic hits or TWI errors shall be observed during Vcc variations.

1 **Table 19- Power supply specifications, instantaneous, sustained, and steady state current limits**

Parameter	Symbol	Min	Nom	Max	Unit
Power supply voltages VccTx, VccRx, and Vcc1 including ripple, droop and noise below 100 kHz ¹		3.135	3.3	3.465	V
Module inrush - instantaneous peak duration ²	T_ip			50	µs
Module inrush - initialization time ²	T_init			500	ms
Low Power Mode for all modules and Power Class 1 Module					
Power Consumption Class	P_0			1.5	W
Instantaneous peak current at hot plug	Icc_ip_lp	-	-	600	mA
Sustained peak current at hot plug	Icc_sp_lp	-	-	495	mA
Steady state current	Icc_lp	See Note 3			mA
High Power Mode Power Class 2 module					
Power Consumption Class	P_2			2.0	W
Instantaneous peak current	Icc_ip_2	-	-	800	mA
Sustained peak current	Icc_sp_2	-	-	660	mA
Steady state current	Icc_2	See Note 3			mA
High Power Mode Power Class 3 module					
Power Consumption Class	P_3			2.5	W
Instantaneous peak current	Icc_ip_3	-	-	1000	mA
Sustained peak current	Icc_sp_3	-	-	825	mA
Steady state current	Icc_3	See Note 3			mA
High Power Mode Power Class 4 module					
Power Consumption Class	P_4			3.5	W
Instantaneous peak current	Icc_ip_4	-	-	1400	mA
Sustained peak current	Icc_sp_4	-	-	1155	mA
Steady state current	Icc_4	See Note 3			mA
High Power Mode Power Class 5 module					
Power Consumption Class	P_5			4.0	W
Instantaneous peak current	Icc_ip_5	-	-	1600	mA
Sustained peak current	Icc_sp_5	-	-	1320	mA
Steady state current	Icc_5	See Note 3			mA
High Power Mode Power Class 6 module					
Power Consumption Class	P_6			4.5	W
Instantaneous peak current	Icc_ip_6	-	-	1800	mA
Sustained peak current	Icc_sp_6	-	-	1485	mA
Steady state current	Icc_6	See Note 3			mA
High Power Mode Power Class 7 module					
Power Consumption Class	P_7			5.0	W
Instantaneous peak current	Icc_ip_7	-	-	2000	mA
Sustained peak current	Icc_sp_7	-	-	1650	mA
Steady state current	Icc_7	See Note 3			mA
High Power Mode Power Class 8 module					
Power Consumption Class	P_8 ⁴			>5.0	W
Instantaneous peak current	Icc_ip_8	-	-	P_8/2.5	A
Sustained peak current	Icc_sp_8	-	-	P_8/3.03	A
Steady state current	Icc_8	-	-	4.5	A
Notes: 1. Measured at VccTx, VccRx, and Vcc1.					
2: T_ip and T_init are test conditions for measuring inrush current and not characteristics of the module.					
3: The module must stay within its declared power class.					
4: P_8 is the module power dissipation reported by CMIS Byte 201.					

2




Figure 25: Instantaneous and sustained peak currents for Icc Host (see Table 10)

5.7.4 Host Board Power Supply Noise Output

The host shall generate an effective weighted integrated spectrum RMS noise less than the eN_Host value in Table 12 when tested by the methods of SFF-8431 [29], D.17.1 with the following exceptions:

- a. The truncated function equation with coefficients from Table 20.
- b. The resistor shall draw the maximum rated current per contact.
- c. The frequency response of the truncated function is illustrated in Figure 26.

Table 20- Truncated Filter Response Coefficients for Host Power Supply Noise Output

Frequency	a	b	c	d	e
$10 \text{ Hz} \leq f \leq 240.2 \text{ Hz}$	0	0	0	0	-0.1
$240.2 \text{ Hz} \leq f \leq 24.03 \text{ kHz}$	0.3784	-3.6045	12.694	-19.556	11.002
$24.03 \text{ kHz} \leq f \leq 360.4 \text{ kHz}$	-22.67038	430.392	-3053.779	9574.26	-11175.98
$360.4 \text{ kHz} \leq f \leq 12.6 \text{ MHz}$	3.692166	-91.467	838.80	-3400.38	5139.285
$12.6 \text{ MHz} \leq f \leq 24 \text{ MHz}$	0	0	0	0	-60




Figure 26: Truncated Transfer Response for Host Board Power Supply Noise Output measurement

5.7.5 Module Power Supply Noise Output

The QSFP112 modules when plugged into a reference module compliance board shall generate noise less than the value in Table 21 when tested by the methods of SFF-8431 [29], D.17.2. The module must pass module power supply noise output test in all operating modes. This test ensures the module will not couple excessive noise from inside the module back onto the host board.

The RMS module noise voltage output is defined in the frequency band from 10 Hz to 10 MHz. Module noise shall be measured with an appropriate probing technique at the input stage of the Vcc PSU filtering network, see Figure 27.




Figure 27: Module Noise Injection Point

5.7.6 Module Power Supply Noise Tolerance

The QSFP112 modules shall meet all requirements and remain fully operational in the presence of a reference noise waveform described in Table 21 superimposed on the DC voltage. The reference noise waveform consists of triangular sweep of supply voltage Vcc PSU from 3.135 to 3.465 while a sinusoidal 1 kHz to 1 MHz noise is added to Vcc PSU. This emulates the worst case noise the module must tolerate and be fully operational. The reference noise shall be injected at the input stage of the Vcc PSU filtering network, see Figure 27. An appropriate probing technique is required for noise characterization.

Table 21- Power Supply Output Noise and Tolerance Specifications

Parameter	Symbol	Min	Nom	Max	Unit
Host RMS noise output 40 Hz-10 MHz (eN_Host)				25	mV
Module RMS noise output 10 Hz - 10 MHz				30	mV
Module sinusoidal power supply noise tolerance 1 kHz - 1 MHz (p-p) ¹	PSNR _{mod}			66	mV
Vcc triangular tolerance waveform amplitude (p-p) ²		3.135		3.465	V
Vcc PSU triangular tolerance waveform frequency (p-p)		0.001		1000	Hz

Notes:
 1. Module sinusoidal power supply noise must be added to the Vcc PSU triangular waveform.
 2. Assumes nominal Vcc PSU=3.3 V.

5.8 ESD

Where ESD performance is not otherwise specified, e.g., in the Ethernet specification, the QSFP-DD/QSFP-DD800 modules shall meet ESD requirements given in EN61000-4-2, criterion B test specification when installed in a properly grounded cage and chassis. The units are subjected to 15 kV air discharges during operation and 8 kV direct contact discharges to the case. All the QSFP-DD/QSFP-DD800 modules and host pads including high speed signal pads shall withstand 1000 V electrostatic discharge based on Human Body Model per JEDEC JS-001 [9][20] and IEC EN6100-4-2 [8].

5.9 Clocking Considerations

5.9.1 Data Path Description

Within a module, host electrical and module media lanes are grouped together into a logical concept called a data path. A data path is intended to represent a group of lanes over which a block of data is distributed that will be powered up or down and initialized together. Some examples include a 400GAUI-4 to 400GBASE-DR4 module implementation, where the data path would include four host electrical lanes and four module media lanes, or a 100GAUI-2 to 100GBASE-FR module implementation, where the data path would include 2 host electrical lanes and one module media lane.

5.9.2 TX Clocking Considerations

Within a given Tx data path the host is responsible for ensuring that all electrical lanes delivered to the module are frequency synchronous (sourced from the same clock domain). If a module supports multiple Tx data paths running concurrently, the different Tx data paths can either all be in a single clock domain or separate clock domains. The module advertises which of these two modes it supports via the management registers.

If the module supports multiple Tx data paths running concurrently in a single clock domain, the module shall ensure that active Tx data paths continue to operate undisturbed even as other Tx data paths (and their associated Tx input lanes) are enabled/disabled by the host.

5.9.3 Rx Clocking Considerations

Within a given Rx data path all lanes received on the module media interface are required to be frequency synchronous (sourced from the same clock domain). If a module supports multiple Rx data paths running concurrently, the module shall allow the different Rx data paths to be asynchronous from each other (sourced from separate clock domains).

6 Optical Port Mapping and Optical Interfaces

6.1 Electrical data input/output to optical port mapping

Table 22 defines the mapping for QSFP-DD/QSFP-DD800 electrical Tx data inputs and Rx data outputs to optical ports combinations. Note that there is no defined mapping of electrical input/output to optical wavelengths for WDM applications. The QSFP112 with 4 transmit lanes [Tx1-Tx4] and 4 receive lanes [Rx1-Rx4] allows optical port mapping as shown in Table 22, but the Tx/Rx lanes 5-8 should be ignored.

Table 22- Electrical Signal to Optical Port Mapping

Electrical data input/output	Optical port mapping (see Figure 28)					
	Duplex LC, CS, SN, or MDC	MPO-12, Dual (CS, SN, MDC, Duplex LC, or MPO-12)	MPO-12, Quad (SN or MDC)	MPO-12 (two row), MPO-16, or Dual MPO-12	MPO-12, SN, MDC (BiDi)	
	1 TX fiber 1 RX fiber ¹	2 TX fibers 2 RX fibers ¹	4 TX fibers 4 RX fibers ¹	8 TX fibers 8 RX fibers ^{1,3}	8 Tx (Rx) fibers ^{2,3}	
Tx1	TX-1	TX-1	TX-1	TX-1	TR1	
Tx2			TX-2	TX-2	RT1	
Tx3			TX-2	TX-3	TR2	
Tx4			TX-2	TX-4	RT2	
Tx5		TX-2	TX-3	TX-3	TX-5	TR3
Tx6				TX-4	TX-6	RT3
Tx7				TX-4	TX-7	TR4
Tx8				TX-4	TX-8	RT4
Rx1	RX-1	RX-1	RX-1	RX-1	RT1	
Rx2			RX-2	RX-2	TR1	
Rx3			RX-2	RX-3	RT2	
Rx4			RX-2	RX-4	TR2	
Rx5		RX-2	RX-3	RX-3	RX-5	RT3
Rx6				RX-4	RX-6	TR3
Rx7				RX-4	RX-7	RT4
Rx8				RX-4	RX-8	TR4


Notes:

1. TX-n or RX-n where n is the optical port number as defined Figure 28.
2. TRn or RTn where n is the optical port number as defined Figure 28.
3. Some QSFP-DD/QSFP-DD800 modules may require fewer CS, SN, or MDC connectors. In such cases, Port #1 is always the left-most port. Successive ports then follow sequentially from left-to-right as shown in Figure 28.


6.2 Optical Interfaces

The recommended location and numbering of the optical ports for 14 Media Dependent Interfaces (MDI) are shown in Figure 28. The transmit and receive optical lanes shall occupy the positions depicted in Figure 28 when looking into the MDI receptacle with the connector keyway feature on top. QSFP-DD/QSFP-DD800 optical MDI examples are shown for three male MPO receptacles (see Figure 29, Figure 30, and Figure 31) a duplex LC (see Figure 32), a Dual CS connector (see Figure 33), a Quad SN receptacle (see Figure 34), a Quad MDC receptacle (see Figure 35), a Dual SN receptacle (see Figure 36), and a Dual MDC receptacle (see Figure 37), a Dual Duplex LC receptacle (see Figure 38), and a Dual MPO-12 receptacle (see Figure 41).

MPO-12




MPO-16




Note: The MPO 12, 2 row optical MDI is used for breakout applications and is not intended for structured cabling applications.


MPO-12 Two Row




Dual CS




Duplex LC




Quad SN




Quad MDC




Dual SN




Dual MDC



Dual Duplex LC






Dual MPO-12



1

2
3



Note: For some CS, SN, and MDC use cases, fewer connector ports may be needed. In these cases, Port 1 is always the left-most port. Successive ports then follow sequentially from left-to-right as shown. Dual Duplex LC and Dual MPO port shall be positioned belly to belly, and the optical connector keys shall be oriented towards the side walls of module.

Figure 28: Optical Media Dependent Interface port assignments


1
2
3
4
5
6
7
8
9
10
11
12
13

1
2
3
4
5
6
7
8
9
10
11
12
13


6.2.1 MPO Optical Cable connections

The optical plug and receptacle for the MPO-12 one row connectors are specified in TIA-604-5 [25] and IEC 61754-7-1 [11], see Figure 29. The optical plug and receptacle for one row MPO-16 connectors are specified in TIA-604-18 [27] and IEC 61754-7-3 [13] and shown in Figure 30. The optical plug and receptacle for the MPO-24 two row connectors are specified in TIA-604-5 [25] and IEC 61754-7-2 [12] see Figure 31Figure 30. Note: This specification uses the terms MPO-12 in place of the TIA term MPO and MPO-12 Two Row in place of the TIA term MPO Two Row.

Aligned keys are used to ensure alignment between the modules and the patchcords. The optical connector is orientated such that the keying feature of the MPO receptacle is on the top. Note: Two alignment pins are present in each receptacle.



14
15



16
17
18
19

Figure 29: MPO-12 One row optical patchcord and module receptacle







Figure 30: MPO-16 One row optical patchcord and module receptacle

1
2
3
4



1




2
3
4
5

Figure 31: MPO-12 Two row optical patchcord and module receptacle

1 **6.2.2 Duplex LC Optical Cable connection**


2 The Duplex LC optical plug and module receptacle are specified in TIA-604-10 [25] and IEC 61754-20 [14],
3 and shown in Figure 32.



4
5
6 **Figure 32: Duplex LC optical patchcord and module receptacle**
7

8 **6.2.3 Dual CS Optical Cable connection**

9 The Dual CS optical receptacle for a QSFP-DD/QSFP-DD800 modules are specified in CS-01242017 [6] and
10 shown in Figure 33.
11



12
13 **Figure 33: Dual CS connector optical patchcord and module receptacle**
14
15

1
2
3
4
5
6

6.2.4 Quad SN Optical Cable connections

The Quad SN optical connector and receptacle for QSFP-DD/QSFP-DD800 module is specified in SN-60092019 [23] and shown in Figure 34. The top key and offset bottom key are used to ensure alignment between the modules and the patch cords.




Figure 34: Quad SN optical connector patchcord and four-port module receptacle

7
8
9
10

6.2.5 Quad MDC Optical Cable connection

The Quad MDC optical plug and receptacle for a QSFP-DD/QSFP-DD800 modules are specified in USC-11383001 [28] and shown in Figure 35. The optical connector is orientated such that the keying feature of the MDC receptacle is on the top.



Figure 35: Quad MDC optical connector patchcord and four-port module receptacle

16
17
18

6.2.6 Dual SN Optical Cable connections

The Dual SN optical connector and receptacle for QSFP-DD/QSFP-DD800 modules are specified in SN-60092019 [23] and shown in Figure 36. The top key and offset bottom key are used to ensure alignment between the modules and the patch cords.




Figure 36: Dual SN optical connector patchcord and dual-port module receptacle

6.2.7 Dual MDC Optical Cable connection

The Dual MDC optical plug and receptacle for a QSFP-DD/QSFP-DD800 modules are specified in USC-11383001 [28] and shown in Figure 37. The optical connector is orientated such that the keying feature of the MDC receptacle is on the top.




Figure 37: Dual MDC optical connector patchcord and dual-port module receptacle

6.2.8 Dual Duplex LC Optical Cable connection

The Dual Duplex LC module receptacle for a QSFP-DD Type 2B Module is shown in Figure 39. Each LC Duplex interface is specified in TIA-605-10 [26], and the two LC Duplex ports need to be pitched at least 7.3 mm apart (Figure 44). The latches of LC plug may exceed the overall module width (see Figure 40). The pitch between the cages in a system design will need to accommodate this excess width but it is not expected that this will reduce port counts in a system.




Figure 38: Dual Duplex LC module receptacle (in support of breakout applications)




Figure 39: Dual Duplex LC module receptacle port pitch




Figure 40: Dual Duplex LC latch width

1
2
3
4
5
6

6.2.9 Dual MPO-12 Optical Cable connection

The Dual MPO-12 module receptacle for a QSFP-DD Type 2B module is shown in Figure 41. Each MPO-12 interface is specified in TIA-604-5 [25], and the two MPO-12 ports need to be pitched at least 10.2 mm apart (Figure 42).




Figure 41: Dual MPO module receptacle (in support of breakout applications)

7
8
9
10
11
12




Figure 42: Dual MPO-12 module receptacle port pitch

13
14
15
16
17
18
19
20
21

6.3 Module Color Coding and Labeling

An exposed feature of the QSFP-DD/QSFP-DD800 module (a feature or surface extending outside of the bezel) should be color coded as follows:

- Beige for 850nm
- Blue for 1310nm
- White for 1550nm

Above color coding list is not exhaustive, other specifications may define additional color codes to supplement or override above color coding as needed.

Each QSFP-DD/QSFP-DD800 module shall be clearly labeled. The complete labeling need not be visible when the QSFP-DD/QSFP-DD800 module is installed. QSFP-DD recess bottom area is the recommended location of the label, but the location of label for QSFP-DD800 is on the module nose surface. Labeling shall include:

- Appropriate manufacturing and part number identification
- Appropriate regulatory compliance labeling
- A manufacturing traceability code

The label should also include clear specification of the external port characteristics such as:

- Optical wavelength
- Required fiber characteristics (i.e., MMF/SMF)
- Operating data rate
- Interface standards supported
- Link length supported
- Connector Type

If required to comply with 10.3, a label must be applied to the top external surface of the module case, warning of high touch temperature.

The labeling shall not interfere with the mechanical, thermal or EMI features.

7 QSFP-DD Mechanical and Board Definition

This chapter is the foundation for QSFP-DD, QSFP-DD800, and QSFP112 modules specifications. Below is the list of relevant sections applicable to QSFP-DD800 and QSFP112 in addition to QSFP-DD:

- 7.1 Introduction to QSFP-DD/QSFP-DD800 Modules
- 7.2 Datums, Dimensions and Component Alignment
- 7.3 Module Form Factors for QSFP-DD/QSFP-DD800
- 7.4 Module Flatness and Roughness 7.1.

7.1 Introduction to QSFP-DD/QSFP-DD800 Modules

The cages and modules defined in this chapter are illustrated in Figure 43 (2x1 stacked cage and module), Figure 44 (press fit cage for surface mount connector), and Figure 45 (illustrate Type 1, Type 2, Type 2A, and Type 2B pluggable modules). All pluggable modules and direct attach cable plugs (both Type 1 and Type 2) must mate to the connectors and cages defined in this specification. The Type 2 module allows an additional extension of the module outside of the cage to allow for flexibility in module design. A Type 2A or Type 2B modules include a heat sink on the extension of the module outside the cage to provide enhanced thermal performance. Modules heatsink and retention clip thermal designs are application specific and not specifically defined by this specification. See Appendix B for informative recommendations on overall module length including handle. See Appendix C for recommended QSFP-DD heatsink on module extension design for Type 2A and 2B modules, Type 2B modules are only for QSFP-DD800 operation. See Appendix D for alternate QSFP-DD800 heatsink design for Type 2A module.




Figure 43: 2x1 stacked cage and module




Figure 44: Press fit cage for surface mount connector

1
2
3
4
5
6
7




Figure 45: Type 1, Type 2, Type 2A, and Type 2B pluggable modules


8
9
10
11
12
13
14
15

7.2 Datums, Dimensions and Component Alignment

A listing of the QSFP-DD/QSFP-DD800 datums for the various components is contained in Table 23. The alignments of some of the datums are noted. To reduce the complexity of the drawings, all dimensions are considered centered unless otherwise specified. Dimensions and tolerancing conform to ASME Y14.5-2009 [4]. All dimensions are in millimeters.

Table 23- Datums

Datum ¹	Description
A	Host Board Top Surface
B	Inside surface of bezel
C	Distance between Connector terminal thru holes on host board ³
D	Hard stop on module ²
E	Width of module ³
F	Height of module housing
G	Width of module pc board ³
H	Leading edge of signal contact pads on module pc board
J	Top surface of module pc board
K	Host board thru hole #1 to accept connector guidepost ²
L	Host board thru hole #2 to accept connector guidepost ²
M	Width of bezel cut out ³
P	Vertical Center line of internal surface of cage
S	Seating plane of cage on host board
T	Hard stop on cage ²
AA	Connector slot width ³
BB	Seating plane of connector on host board
DD	Top surface of module housing
EE	Centerline of module opening to locate paddle card Datum H
FF	Centerline of upper port cage height
GG	Centerline of lower port cage height
EE	Primary Datum hole for 2x1 Host PCB
Notes:	
1. All dimensions are in mm.	
2. Datums D and T are aligned when assembled (see Figure 46 and Figure 47).	
3. Centerlines of datums AA, C, E, G, M are aligned on the same vertical plane.	



NOTES:

1 LOCATION OF CONTACT POINTS ARE DEFINED BY CONNECTOR SUPPLIERS BASED UPON THE PADDLE CARD PAD LAYOUT

2 DIMENSION APPLIES TO CAGES WITH SPRING FINGERS

Figure 46: 2X1 stacked press fit connector/cage datum descriptions

1
2
3
4

1




Figure 47: Surface mount connector/cage datum descriptions

2
3
4
5

7.3 Module Form Factors for QSFP-DD/QSFP-DD800

The mechanical outline for the Type 1 module is shown in Figure 48, the Type 2 module is shown in Figure 49, the Type 2A module with nose heat sink is shown in Figure 50, and the Type 2B module with taller nose heat sink is shown in Figure 51. The module shall provide a means to self-lock with either the 2x1 stacked cage or SMT cage upon insertion. The module package dimensions are defined in Figure 53, Figure 54, and Figure 55. The dimensions that control the size of the module that extends outside of the cage are listed as maximum dimensions per Note 4.

6
7
8
9
10
11
12
13
14




Figure 48: Type 1 module




Figure 49: Type 2 module

1
2
3
4
5

6
7
8
9
10




Figure 50: Type 2A Module




Figure 51: Type 2B module

Figure 51 Type 2B Module (Cannot be used in combination with the 2x1 Electrical Connector Mechanical in section 7.7 due to possible mechanical interference)

NOTES APPLY TO MODULE DRAWING

1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.
2. ALL DIMENSIONS ARE IN MILLIMETERS.
3. UNLESS OTHERWISE SPECIFIED, SHARP CORNERS, EDGES, AND BURRS ARE NOT ALLOWED. ROUND OFF ALL EDGES AND CORNERS TO A MINIMUM RADIUS OF 0.20 MM.

4. DIMENSION DEFINES ENLARGED SECTION OF TRANSCEIVER THAT EXTENDS OUTSIDE OF CAGE TO ACCOMMODATE MATING PLUG AND ACTUATOR MECHANISM.
5. SURFACES ON ALL 4 SIDES OF THE 12.4 MIN DIMENSION TO BE CONDUCTIVE FOR CONNECTION TO CHASSIS GROUND.
6. DIMENSION APPLIES TO LATCH MECHANISM.
7. DIMENSION APPLIES TO THE LOCATION OF THE EDGE OF THE MODULE BOARD PAD, DATUM H, CONTACTS 21, 22, 36 AND 37 ARE VISIBLE.
8. DIMENSION TO INCLUDE BAIL TRAVEL.
9. DIMENSION APPLY TO OPENINGS IN THE HOUSING.
10. OPTIONAL FEATURE TO AID INSPECTION OF DIMENSIONS FROM DATUM D.
11. FLATNESS AND SURFACE ROUGHNESS (R_a) APPLIES FOR INDICATED LENGTH AND MIN WIDTH OF 13MM. SURFACE TO BE THERMALLY CONDUCTIVE. SEE SECTION 5.4 TABLE 8 FOR FLATNESS AND ROUGHNESS REQUIREMENTS.
12. HIGHER WATTAGE MODULES MAY REQUIRE ADDITIONAL SPACE FOR COOLING.
13. BLOCKING FEATURE IS CRITICAL TO APPLICATION FUNCTION. A RADIUS OF 0.2 ± 0.05 MM IS REQUIRED ON THE LEADING EDGES OF THIS FEATURE.
14. NO LABEL SHALL BE APPLIED IN THIS AREA. ETCHINGS ARE ALLOWED BUT MUST NOT AFFECT THERMAL PERFORMANCE.
15. THE LABEL(S) MUST NOT INTERFERE WITH THE MECHANICAL, THERMAL, OR EMI PERFORMANCE AND MUST NOT VIOLATE NOTE 5.
16. DIMENSION APPLIES TO LATCH POCKET.
17. OPTIONAL FEATURE TO AID IN TOOLING STRENGTH




Figure 52: Type 2A Module with heat sink

1
2
3




Figure 53: Drawing of the module

1
2
3
4




Figure 54: Drawing of module end face

1
2
3
4
5
6






Figure 55: Detailed dimensions of the module opening

1
2
3
4
5
6
7

7.4 Module Flatness and Roughness

QSFP-DD/QSFP-DD800 module flatness and roughness are specified to improve module thermal characteristics when used with a riding heat sink. Relaxed specifications are used for lower power modules to reduce cost. The module flatness and roughness specifications apply to the specified heat sink contact area for QSFP-DD by Figure 53 and Figure 54 and for QSFP-DD800 by Figure 74. Specifications for QSFP-DD/QSFP-DD800 Module flatness and surface roughness are shown in Table 24 (see Figure 53 and Figure 74 note 11), and the QSFP112 Module flatness and surface roughness are shown in Figure 25. Flatness and roughness specifications applies to both top and bottom surfaces of the modules. Power class 1Cu is dedicated to passive copper cables with a more relaxed flatness of 0.15 mm.

Table 24- QSFP-DD/QSFP-DD800 Module flatness specifications

Power Class ¹	Module Flatness (mm)	Surface Roughness (Ra, μm)
1Cu ²	0.15	1.6
1	0.075	1.6
2	0.075	1.6
3	0.075	1.6
4	0.075	1.6
5	0.050	0.8
6	0.050	0.8
7	0.050	0.8
8	0.050	0.8

1. QSFP-DD/QSFP-DD800 power classes are defined in Table 9.
2. Power class 1Cu maximum power dissipation is the same as power class 1.

Table 25- QSFP112 Module flatness specifications

Power Class ¹	Module Flatness (mm)	Surface Roughness (Ra, μm)
1Cu ²	0.15	1.6
1	0.075	1.6
2	0.075	1.6
3	0.075	1.6
4	0.075	1.6
5	0.075	1.6
6	0.075	1.6
7	0.075	1.6
8	0.050	0.8

1. QSFP112 power classes are defined in Table 18.
2. Power class 1Cu maximum power dissipation is the same as power class 1.

To improve thermal performance, optional enhanced surface specifications are specified in Table 26. This is an optional specification and does not override the required specifications in Table 24 and Table 25.

Table 26- Optional Enhanced Module flatness specifications

Power Class	Module Flatness (mm)	Surface Roughness (Ra, μm)
8	0.025	0.4

7.5 Module paddle card dimensions notes

Notes for module paddle cards drawings applies to Figure 56 and Figure 57.

1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.

2. ALL DIMENSIONS ARE IN MILLIMETERS.

3. NO SOLDERMASK WITHIN 0.05 MM OF ALL DEFINED CONTACT PAD EDGES.

4. NO SOLDERMASK BETWEEN END CONTACTS AND THE SIDES OF THE PADDLE CARD.

5. DATUM H IS ESTABLISHED WITH DATUM TARGET POINTS AT THE LEADING EDGE OF THE OUTER MOST SIGNAL CONTACTS PADS TO BE RE-ESTABLISHED ON EACH SIDE.

6. DIMENSION APPLIES FROM THE FIRST SET OF SIGNAL PADS TO THE SECOND SET OF SIGNALS PADS.

7. DIMENSION AND TOLERANCE APPLIES TO ALL GROUND PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

8. DIMENSION AND TOLERANCE APPLIES TO ALL POWER PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

9. DIMENSION AND TOLERANCE APPLIES TO ALL SIGNAL PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

10. A ZERO GAP IS ALLOWED FOR A CONTINUOUS PAD OPTION.

11. APPLIES TO ALL SIGNAL PAD TO PAD SPACING.

12. PRE-WIPE PADS (SHADED AREA) ON MODULE CARD HOST SIDE ARE OPTIONAL.

13. PRE-WIPE PADS (UNSHADED AREA) ARE REQUIRED EXCEPT IN CONTINUOUS POWER OR GROUND PAD DESIGNS.

14. PADDLE CARD THICKNESS IS MEASURED OVER PADS VIAS MUST NOT BE PROUD OF THE PAD SURFACE.

15. NO LABEL SHALL BE APPLIED IN THIS AREA. ETCHINGS ARE ALLOWED BUT MUST NOT AFFECT THERMAL PERFORMANCE.

16. MINIMUM DIMENSION REQUIRED FOR MATING SEQUENCE BETWEEN SIGNAL AND GROUND PADS.

17. COMPONENT KEEP OUT AREA MEASURED FROM DATUM H.

18. A SINGLE, DOUBLE, AND TRIPLE SPLIT IN THE PRE-WIPE SIGNAL PAD IS OPTIONAL, AND IF IMPLEMENTED, THE RESULTING 2, 3 AND 4 PADS SHALL BE SEPARATED WITH A GAP OF 0.13 ± 0.05 .

19. CONTACT PAD PLATING
 0.38 MICROMETERS MINIMUM GOLD OVER
 1.27 MICROMETERS MINIMUM NICKEL
 ALTERNATE CONTACT PAD PLATING
 0.05 MICROMETERS MINIMUM GOLD OVER
 0.30 MICROMETERS MINIMUM PALLADIUM OVER
 1.27 MICROMETERS MINIMUM NICKEL






Figure 56: Module paddle card dimensions

1
2
3




Figure 57: Detail module pad dimensions

1
2
3

7.6 Module Extraction and Retention Forces

The normative requirements for QSFP-DD/QSFP-DD800 insertion forces, extraction forces and retention forces are specified in Appendix A. The contact pad plating shall meet the requirements in 7.5.

7.7 2x1 Stacked Electrical Connector Mechanical

Each of the QSFP-DD stacked connectors are a 76-contacts right angle connector. The integrated connector in a 2x1 stacked cage is shown in Figure 58 with detailed drawings in Figure 59, Figure 60 and Figure 61. Recommendations for the 2x1 stacked cage bezel opening are shown in Figure 62. Recommended host PCB layout are shown in Figure 64 and Figure 65.




Figure 58: Integrated connector in the 2x1 stacked cage

1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.

2. ALL DIMENSIONS ARE IN MILLIMETERS.

3. DIMENSIONS FROM INSIDE SURFACES OF SPRING FINGERS WHEN FULLY DEPRESSED

4. CONNECTOR REMOVED FOR CLARITY

5. APPLIES TO ALL SPRING FINGERS ON ALL SIDES

6. EXTERNAL CAGE DIMENSIONS DOES, NOT INCLUDE FOLDING TABS

7. LENGTH OF CAGE AND SIGNAL TAILS

8. PRESS FIT CAGE PINS APPLY TO RIGHT SIDE OF CAGE

9. PRESS FIT CAGE PINS APPLY TO LEFT SIDE OF CAGE

10. PRESS FIT OFFSET BETWEEN RIGHT AND LEFT SIDE OF CAGE

11. DIMENSIONS INCLUDE BACKCOVER

12. SIZE AND POSITION OF CAGE AND CONNECTOR PRESS FIT PINS SHALL BE DEFINED BY EACH SUPPLIER BASED UPON THE PCB FORMAT FOOTPRINT LAYOUT

13. CAVITY FOR HEATSINK IS OPTIONAL

14. CONTACT PIN DIMENSION MEASURED FROM DATUM T.

15. CONTACT PIN DIMENSION MEASURED FROM DATUM T1.




Figure 59: 2x1 stacked cage

1
2
3





Figure 60: 2x1 stacked cage dimensions

1
2
3



1



FORWARD CONTACTS REAR CONTACTS
Figure 61: Connector pads in 2x1 stacked cage as viewed from front

2
3
4
5

A= PITCH	B= OPENING
>22.75	20.5
<22.75	20



SECTION A-A
Figure 62: 2x1 Bezel Opening

6
7
8

7.7.1 2x1 Connector and Cage host PCB layout

A typical host board mechanical layout for attaching the QSFP-DD 2x1 Connector and Cage system is shown in Figure 63 and Figure 64. Location of the pattern on the host board is application specific. To achieve 56 Gbps (28 GBd) operation the pad dimensions and associated tolerance must be adhered to and attention paid to the host layout.




Figure 63: 2X1 host board connector contacts

7
8
9
10
11
12
13
14
15
16
17

1






Figure 64: 2X1 Host PCB layout


2
3
4
5



DETAIL 3



DETAIL 4



DETAIL 5

Figure 65: 2X1 Host PCB detail layout

1
2
3
4
5

7.8 Surface Mount Electrical Connector Mechanical

The QSFP-DD Connector is a 76-contact, right angle connector. The SMT connector in a 1xn cage is shown in Figure 66 with detailed drawings in Figure 67 and Figure 68 and Figure 70. SMT connector view and connector detail designs are shown in Figure 69 and Figure 70. Recommendations for the SMT cage bezel opening are shown in Figure 71.




Figure 66: SMT connector in 1xn cage

Notes apply to SMT 1xN cage drawing, see Figure 66, Figure 67, and Figure 68.

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2009

2. ALL DIMENSIONS ARE IN MILLIMETERS.

3. DIMENSIONS FROM INSIDE SURFACES OF SPRING FINGERS WHEN FULLY DEPRESSED



4. CAVITY FOR HEATSINK IS OPTIONAL

5. APPLIES TO ALL SPRING FINGERS ON ALL SIDES.

6. DATUM S IS DEFINED BY SEATING PLANE ON HOST BOARD

7. SIZE OF CAGE PRESS FIT PINS SHALL BE DEFINED BY EACH SUPPLIER BASED UPON THE PCB FOOTPRINT LAYOUT


8. THIS SURFACE REFERENCES POTENTIAL FEATURES TO SUPPORT MODULES



TOP VIEW


Figure 67: SMT 1x1 cage overview

1
2
3
4




1
2
3
4

Figure 68: SMT 1x1 cage detail design






FRONT VIEW



SIDE VIEW

Figure 69: SMT 1x1 connector front and side views

1
2
3
4



$\phi 1.4 \pm 0.05$ (2X)
 $\phi 0.08$ (M) BB|AA




Figure 70: SMT 1x1 connector detail design

Note: Contact Dimension Measured from Datum T

1
2
3
4
5
6
7





Figure 71: SMT 1x1 bezel opening

1
2
3
4
5
6
7
8
9
10
11
12
13

7.8.1 Surface mount connector and cage host PCB layout

A typical host board mechanical layout for attaching the QSFP-DD surface mount Connector and Cage System is shown in Figure 72 and Figure 73. Location of the pattern on the host board is application specific.

To achieve 25-50 Gbps performance pad dimensions and associated tolerances must be adhered to and attention paid to the host board layout.

Notes for host PCB requirements (see Figure 72):

1. THE ENTIRE AREA UNDER THE CONDUCTOR (INSIDE DASHED LINES), IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.

2. HATCHED AREAS SHOULD REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR CLOSE PROXIMITY TO THE PLASTIC HOUSING OR THE CONNECTOR CAGE. INDICATED AREAS TO BE CONSIDERED TRACE FREE.




Figure 72: SMT host PCB layout





Figure 73: SMT Connector and host PCB contact numbers

1
2
3
4
5

8 QSFP-DD800 Mechanical and Board Definition

Some of the QSFP-DD800 module mechanical specifications are common with QSFP-DD, below are the list of relevant sections applicable to QSFP-DD800:

- 7.1 Introduction to QSFP-DD/QSFP-DD800 Modules
- 7.2 Datums, Dimensions and Component Alignment
- 7.3 Module Form Factors for QSFP-DD/QSFP-DD800
- 7.4 Module Flatness and Roughness.

8.1 Introduction

The module paddle card dimensions of the QSFP-DD800 have been improved to support 100 Gb/s PAM4 (up to 56 GBd) serial data rates, see Section 8.3.

QSFP-DD800 supports multiple connector/cage form factors. QSFP-DD800 cages/connectors/modules are compatible with QSFP-DD cages/connectors/modules, QSFP-DD cages/connectors also accepts QSFP family of modules. Examples of QSFP-DD800 cages are:

- 1x1 surface mount connector/cage
- 2x1 surface mount connector/cage
- 2x1 surface mount connector/cage with cabled high-speed host interconnects on the top connector/upper port of the cage.

8.2 QSFP-DD800 module mechanical dimensions

For QSFP-DD800 modules the bottom surface of the module within the cage shall be flat without a pocket. The options for the position of the label could include the bottom surface of the module that protrudes outside the bezel of the cage or etched into the metal surface. Caution should be exercised that any etchings do not affect thermal performance. Flatness and roughness specs as defined in 7.4 apply for both top and bottom surfaces of QSFP-DD800 module, see Figure 74 and Figure 75.

NOTES APPLY TO MODULE DRAWING

1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.
2. ALL DIMENSIONS ARE IN MILLIMETERS.
3. UNLESS OTHERWISE SPECIFIED, SHARP CORNERS, EDGES, AND BURRS ARE NOT ALLOWED. ROUND OFF ALL EDGES AND CORNERS TO A MINIMUM RADIUS OF 0.20 MM.

4. DIMENSION DEFINES ENLARGED SECTION OF TRANSCEIVER THAT EXTENDS OUTSIDE OF CAGE TO ACCOMMODATE MATING PLUG AND ACTUATOR MECHANISM.
5. SURFACES ON ALL 4 SIDES OF THE 12.4 MIN DIMENSION TO BE CONDUCTIVE FOR CONNECTION TO CHASSIS GROUND.
6. DIMENSION APPLIES TO LATCH MECHANISM.
7. DIMENSION APPLIES TO THE LOCATION OF THE EDGE OF THE MODULE BOARD PAD, DATUM H, CONTACTS 21, 22, 36 AND 37 ARE VISIBLE.
8. DIMENSION TO INCLUDE BAIL TRAVEL.
9. DIMENSION APPLY TO OPENINGS IN THE HOUSING.
10. OPTIONAL FEATURE TO AID INSPECTION OF DIMENSIONS FROM DATUM D.
11. FLATNESS AND SURFACE ROUGHNESS (R_a) APPLIES FOR INDICATED LENGTH AND MIN WIDTH OF 13MM. SURFACE TO BE THERMALLY CONDUCTIVE. SEE SECTION 5.4 TABLE 8 FOR FLATNESS AND ROUGHNESS REQUIREMENTS.
12. HIGHER WATTAGE MODULES MAY REQUIRE ADDITIONAL SPACE FOR COOLING.
13. BLOCKING FEATURE IS CRITICAL TO APPLICATION FUNCTION. A RADIUS OF 0.2 ± 0.05 MM IS REQUIRED ON THE LEADING EDGES OF THIS FEATURE.
14. NO LABEL SHALL BE APPLIED IN THIS AREA. ETCHINGS ARE ALLOWED BUT MUST NOT AFFECT THERMAL PERFORMANCE.
15. THE LABEL(S) MUST NOT INTERFERE WITH THE MECHANICAL, THERMAL, OR EMI PERFORMANCE AND MUST NOT VIOLATE NOTE 5.
16. DIMENSION APPLIES TO LATCH POCKET.
17. OPTIONAL FEATURE TO AID IN TOOLING STRENGTH




Figure 74: QSFP-DD800 module dimensions

1
2
3
4




Figure 75: QSFP-DD800 module leading edge dimensions

1
2
3
4




Figure 76: Detailed dimensions of the module opening

1
2
3

8.3 QSFP-DD800 improved module paddle card dimensions

The QSFP-DD800 module paddle card pad dimensions have been modified to support 100 Gb/s serial data rates. See Figure 77 and Figure 78 for QSFP-DD800 module updated paddle card pad dimensions. All other module dimensions, except for the pads, remain the same as the QSFP-DD Hardware Specification defined in Chapter 7.

1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.

2. ALL DIMENSIONS ARE IN MILLIMETERS.

3. NO SOLDERMASK WITHIN 0.05 MM OF ALL DEFINED CONTACT PAD EDGES.

4. NO SOLDERMASK BETWEEN END CONTACTS AND THE SIDES OF THE PADDLE CARD.

5. DATUM H IS ESTABLISHED WITH DATUM TARGET POINTS AT THE LEADING EDGE OF THE OUTER MOST SIGNAL CONTACTS PADS TO BE RE-ESTABLISHED ON EACH SIDE.

6. DIMENSION APPLIES FROM THE FIRST SET OF SIGNAL PADS TO THE SECOND SET OF SIGNALS PADS.

7. DIMENSION AND TOLERANCE APPLIES TO ALL GROUND PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

8. DIMENSION AND TOLERANCE APPLIES TO ALL POWER PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

9. DIMENSION AND TOLERANCE APPLIES TO ALL SIGNAL PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

10. A ZERO GAP IS ALLOWED FOR A CONTINUOUS PAD OPTION.

11. APPLIES TO ALL SIGNAL PAD TO PAD SPACING.

12. PRE-WIPE PADS (SHADED AREA) ON MODULE CARD HOST SIDE ARE OPTIONAL.

13. PRE-WIPE PADS (UNSHADED AREA) ARE REQUIRED EXCEPT IN CONTINUOUS POWER OR GROUND PAD DESIGNS.

14. PADDLE CARD THICKNESS IS MEASURED OVER PADS VIAS MUST NOT BE PROUD OF THE PAD SURFACE.

15. NO LABEL SHALL BE APPLIED IN THIS AREA. ETCHINGS ARE ALLOWED BUT MUST NOT AFFECT THERMAL PERFORMANCE.

16. MINIMUM DIMENSION REQUIRED FOR MATING SEQUENCE BETWEEN SIGNAL AND GROUND PADS.

17. COMPONENT KEEP OUT AREA MEASURED FROM DATUM H.

18. A SINGLE, DOUBLE, AND TRIPLE SPLIT IN THE PRE-WIPE SIGNAL PAD IS OPTIONAL, AND IF IMPLEMENTED, THE RESULTING 2, 3 AND 4 PADS SHALL BE SEPARATED WITH A GAP OF 0.13 ± 0.05 .

19. CONTACT PAD PLATING
 0.38 MICROMETERS MINIMUM GOLD OVER
 1.27 MICROMETERS MINIMUM NICKEL
 ALTERNATE CONTACT PAD PLATING
 0.05 MICROMETERS MINIMUM GOLD OVER
 0.30 MICROMETERS MINIMUM PALLADIUM OVER
 1.27 MICROMETERS MINIMUM NICKEL




Figure 77: QSFP-DD800 Module paddle card dimensions

1
2
3
4
5




Figure 78: QSFP-DD800 detail module paddle card dimensions

1
2
3

8.4 QSFP-DD800 1x1 SMT connector/cage

The 1x1 SMT connector/cage mechanical outline for QSFP-DD800 is the same as the QSFP-DD 1x1 connector/cage, see 7.8.

8.4.1 Surface mount connector and cage host PCB layout

A typical host board mechanical layout for attaching the QSFP-DD surface mount Connector and Cage System is shown in Figure 79. Location of the pattern on the host board is application specific.

To achieve 112 Gbps (56 GBd) operation the QSFP-DD800 pad dimensions and associated tolerances have improved compare to QSFP-DD and one must adhere and pay attention to the host board layout.

Notes for host PCB requirements (see Figure 79):

1. THE ENTIRE AREA UNDER THE CONDUCTOR (INSIDE DASHED LINES), IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.

2 HATCHED AREAS SHOULD REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR CLOSE PROXIMITY TO THE PLASTIC HOUSING OR THE CONNECTOR CAGE. INDICATED AREAS TO BE CONSIDERED TRACE FREE.




Figure 79: Reduced pad SMT host PCB layout

8.5 2x1 Surface Mount Technology (SMT) Connector/Cage

The QSFP-DD800 2x1 SMT connector/cage mechanical outline has similar dimensions as the QSFP-DD 2x1 press fit connector/cage, see 7.7.

8.5.1 2x1 SMT Connector/Cage System

Each of the QSFP-DD800 stacked connectors are a 76-contacts right angle connector. A typical host board mechanical layout for attaching the QSFP-DD800 surface mount connector and cage system are shown in Figure 80 and Figure 81. The QSFP-DD800 connector and cage supports multiple host PCB implementations, see Figure 86 and Figure 87. Location of the pattern on the host board is application specific.

To achieve 112 Gbps (56 GBd) operation the QSFP-DD800 pad dimensions and associated tolerances have improved compared to QSFP-DD and one must adhere and pay attention to the host board layout.

1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.

2. ALL DIMENSIONS ARE IN MILLIMETERS.

3. DIMENSIONS FROM INSIDE SURFACES OF SPRING FINGERS WHEN FULLY DEPRESSED

4. CONNECTOR REMOVED FOR CLARITY

5. APPLIES TO ALL SPRING FINGERS ON ALL SIDES

6. EXTERNAL CAGE DIMENSIONS DOES, NOT INCLUDE FOLDING TABS

7. LENGTH OF CAGE AND SIGNAL TAILS

8. PRESS FIT CAGE PINS APPLY TO RIGHT SIDE OF CAGE

9. PRESS FIT CAGE PINS APPLY TO LEFT SIDE OF CAGE

10. PRESS FIT OFFSET BETWEEN RIGHT AND LEFT SIDE OF CAGE

11. DIMENSIONS INCLUDE BACKCOVER

12. SIZE AND POSITION OF CAGE AND CONNECTOR PRESS FIT PINS SHALL BE DEFINED BY EACH SUPPLIER BASED UPON THE PCB FORMAT FOOTPRINT LAYOUT

13. CAVITY FOR HEATSINK IS OPTIONAL

14. CONTACT PIN DIMENSION MEASURED FROM DATUM T.

15. CONTACT PIN DIMENSION MEASURED FROM DATUM T1.




Figure 80: QSFP-DD800 2x1 SMT Stack Cage

1
2
3





Figure 81: QSFP-DD800 2x1 SMT cage dimensions



1
 2
 3
 4



FORWARD CONTACTS REAR CONTACTS

Figure 82: Connector pads in 2x1 SMT stacked cage as viewed from front

1
2
3
4



SECTION A-A

Figure 83: 2x1 SMT Bezel Opening

5
6





Figure 84: 2x1 SMT Pads Labeling

1
2
3

1 **8.5.2 2x1 SMT Connector and Cage host PCB layout**

2 Examples of host board layout implementations for attaching the QSFP-DD800 2x1 connector and cage
3 system implementation 1 is shown in Figure 86 and implementation 2 is shown in Figure 87. The detail host
4 PCB layout for QSFP-DD800 is shown in Figure 88. Location of the pattern on the host board is application
5 specific. To achieve 112 Gbps (56 GBd) operation pad dimensions and associated tolerance must be adhered
6 to and attention paid to the host layout.



7
8 **Figure 85: QSFP-DD800 stacked SMT 2x1 connector**
9
10

Notes for host PCB requirements (see Figure 86, Figure 87, and Figure 88):

1. THE ENTIRE AREA UNDER THE CONDUCTOR (INSIDE DASHED LINES), IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.

2. HATCHED AREAS SHOULD REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR CLOSE PROXIMITY TO THE PLASTIC HOUSING OR THE CONNECTOR CAGE. INDICATED AREAS TO BE CONSIDERED TRACE FREE.





Figure 86: 2x1 SMT Connector and Cage PCB Layout Implementation 1



1
2
3

Figure 87: 2x1 SMT Connector and Cage PCB Layout Implementation 2




Figure 88: Detail QSFP800 2x1 SMT connector host layout

- 1
- 2
- 3
- 4
- 5
- 6

9 QSFP112 Mechanical and Board Definition

Some of the QSFP112 module mechanical specifications are common with QSFP-DD, below is the list of relevant sections applicable to QSFP112:

- 7.2 Datums, Dimensions and Component Alignment
- 7.4 Module Flatness and Roughness.

9.1 Introduction

The module paddle card dimensions of the QSFP112 have been improved to support 100 Gb/s PAM4 (up to 56 GBd) serial data rates compare to QSFP+/QSFP28 [31] and [32].

QSFP112 supports multiple connector/cage form factors. All combinations of cages/connectors defined in the specification are backwards compatible to accept classic QSFP28 and QSFP+ modules. In addition, QSFP112 modules are compatible with QSFP/28/QSFP+ hosts for operation at lower speed. Examples of QSFP112 cages are:

- 1x1 surface mount connector/cage
- 2x1 surface mount connector/cage.

9.2 QSFP112 module mechanical dimensions

QSFP112 modules mechanical dimension are identical to QSFP+/QSFP28 modules [31] and [32] unless specified otherwise. A QSFP28/56 [32] Style A cage can be used with the QSFP112 connector. For QSFP112 modules the bottom surface of the module within the cage shall be flat without a pocket. The options for the position of the label could include the bottom surface of the module that protrudes outside the bezel of the cage or etched into the metal surface. Caution should be exercised that any etchings do not affect thermal performance.

9.3 QSFP112 improved module paddle card dimensions

The QSFP112 module paddle card pad dimensions have been modified to support 100 Gb/s serial data rates. See Figure 89 for QSFP112 module updated paddle card pad dimensions. All other module dimensions, except for the pads, remain the same as the QSFP+/QSFP28 specifications.




Figure 89: QSFP112 improved paddle card dimensions

9.4 QSFP112 1x1 surface mount connector/cage

The QSFP112 Connector is a 38-contacts, right angle connector optimized for 112Gbps (56 GBd) operation which is backward compatible with classic QSFP28 and QSFP+ connector/cage.

QSFP112 1x1 SMT connector cage overview and the detailed drawings are shown in Figure 90 and Figure 91. QSFP112 SMT connector front and side view is shown in Figure 92.





Figure 90: QSFP112 SMT 1x1 cage overview

1
2





Figure 91: QSFP112 SMT 1x1 cage detail design

1
2
3



OPTIONAL: 0.40 MIN CHAMFER ALLOWED




Figure 92: QSFP112 SMT 1x1 connector front and side views

9.4.1 QSFP112 SMT host PCB layout

A typical host board mechanical layout for attaching the QSFP112 surface mount Connector PCB is shown in Figure 93, and the alternate layout implementation shown in Figure 94. Alternatively, a QSFP28/56 [32] Style A cage can be used with the QSFP112 connector by combining the QSFP112 connector footprint with the QSFP28/56 cage footprint as shown in Figure 94.

To achieve 112 Gbps (56 GBd) operation the QSFP112 pad dimensions and associated tolerances have improved compare to QSFP28/QSFP+ and one must adhere and pay attention to the host board layout.

1
2
3

Notes for host PCB requirements (see Figure 93):


Host PCB requirements notes:

1. THE ENTIRE AREA UNDER THE CONDUCTOR (INSIDE DASHED LINES), IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.

2. HATCHED AREAS SHOULD REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR CLOSE PROXIMITY TO THE PLASTIC HOUSING OR THE CONNECTOR CAGE. INDICATED AREAS TO BE CONSIDERED TRACE FREE.


3. INDICATED HOLES ARE OPTIONAL.

4
5



6
7
8
9

Figure 93: 1x1 SMT connector PCB layout implementation



1

2
3
4
5
6
7

Figure 94: Alternate QSFP112 1x1 SMT connector PCB layout with QSFP28 Style A Cage

9.5 QSFP112 2x1 Stacked Surface Mount Connector/Cage

Each of the stacked QSFP112 SMT connectors have 38-contacts. The QSFP112 is a right-angle connector optimized for 112Gb/s (58 GBd) operation which is backward compatible with classic QSFP28 and QSFP+ connector/cage.

The QSFP112 2x1 SMT cage overview is shown in Figure 95. Location of the pattern on the host board is application specific. The QSFP112 2x1 connector pinout as viewed from cage opening is shown in Figure 97, QSFP112 2x1 connector pinout is shown in Figure 98, QSFP112 2x1 bezel opening is shown in Figure 99, and QSFP112 2x1 SMT host pads labels are shown in Figure 100.

1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.

2. ALL DIMENSIONS ARE IN MILLIMETERS.

3 DIMENSIONS FROM INSIDE SURFACES OF SPRING FINGERS WHEN FULLY DEPRESSED

4 CONNECTOR REMOVED FOR CLARITY

5 APPLIES TO ALL SPRING FINGERS ON ALL SIDES

6 EXTERNAL CAGE DIMENSIONS DOES, NOT INCLUDE FOLDING TABS

7 LENGTH OF CAGE AND SIGNAL TAILS

8 PRESS FIT CAGE PINS APPLY TO RIGHT SIDE OF CAGE

9 PRESS FIT CAGE PINS APPLY TO LEFT SIDE OF CAGE

10 PRESS FIT OFFSET BETWEEN RIGHT AND LEFT SIDE OF CAGE

11 DIMENSIONS INCLUDE BACKCOVER

12 SIZE AND POSITION OF CAGE AND CONNECTOR PRESS FIT PINS SHALL BE DEFINED BY EACH SUPPLIER BASED UPON THE PCB FORMAT FOOTPRINT LAYOUT

13 CAVITY FOR HEATSINK IS OPTIONAL

14 CONTACT PIN DIMENSION MEASURED FROM DATUM T

15 CONTACT PIN DIMENSION MEASURED FROM DATUM T1

10
11
12
13




Figure 95: QSFP112 2x1 SMT Connector and Cage System

1
2
3




Figure 96: QSFP112 2x1 SMT Connector and Cage Detail View

1
2
3




Figure 97: QSFP112 2x1 stacked SMT connector

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

1





Figure 98: Connector pads in 2x1 SMT stacked cage as viewed from front

2

3

4



5

6

7

Figure 99: 2x1 SMT Bezel Opening




Figure 100: 2x1 SMT host pads labeling

1
2
3
4

9.5.1 QSFP112 2x1 SMT host PCB layout

Examples of host board layout implementations for attaching the QSFP112 2x1 detail host PCB layout for implementation 1 is shown in Figure 101 and for implementation 2 shown in Figure 102. Location of the pattern on the host board is application specific.

5
6
7
8
9
10
11
12

To achieve 112 Gbps (56 GBd) operation the QSFP112 pad dimensions and associated tolerances have improved compare to QSFP28/QSFP+ and one must adhere and pay attention to the host board layout.

Host PCB requirements notes:


Host PCB requirements notes:

- 1. THE ENTIRE AREA UNDER THE CONDUCTOR (INSIDE DASHED LINES), IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.

2 HATCHED AREAS SHOULD REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR CLOSE PROXIMITY TO THE PLASTIC HOUSING OR THE

14
15

1



2

3

Figure 101: QSFP112 2x1 SMT connector host layout implementation 1

1




Figure 102: QSFP112 2x1 SMT connector host layout implementation 2

2
3
4
5
6

10 Module Environmental and Thermal Requirements

QSFP-DD/QSFP-DD800 modules are designed to allow for up to 36 modules; stacked, ganged and/or belly-to-belly in a 1U 19" rack, with the appropriate thermal design for cooling/airflow.

The equipment supplier is responsible for controlling the module case temperature to the specified range. The module supplier is responsible for defining a point on the module case where the temperature is measured. This should be a point connected to an internal component with the least thermal margin, e.g., a laser diode. It is recommended that the defined point on the module case be behind the equipment faceplate to enable in-system monitoring.

10.1 Thermal Requirements

The module case temperature may be within one or more of the case temperatures ranges defined in Table 27. The temperature ranges are applicable between 60 m below sea level and 1800m above sea level, utilizing the host systems designed airflow. For further information see Telcordia GR-63-CORE, Issue 5, December 2017, NEBSTM Requirements: Physical Protection.

Table 27- Temperature Range Class of operation

Class	Module Case Temperature
Standard	0°C through 70°C
Extended	-5°C through 85°C
Industrial	-40°C through 85°C

10.2 Thermal Requirements – tighter controlled environments

The classes in Table 28 are intended for tighter controlled environments, e.g. data center environments as described in *“Thermal guidelines for data processing environments”, fourth Ed., ASHRAE, 2015*. The four classes correspond to different ranges of equipment intake air temperature.

Table 28- Temperature Range Classes for Tighter Controlled Applications

Class	Module Functional Case Temperature ¹	Module Case Temperature ²
A1	15°C to 62°C	25°C to 62°C
A2	10°C to 65°C	20°C to 65°C
A3	5°C to 70°C	15°C to 70°C
A4	5°C to 75°C	15°C to 75°C

Notes:

1. Functional includes all features available in Low Power Mode.
2. Module case temperature means all specifications are met in high power mode.

10.3 External Case and Handle Touch Temperature

For all power classes, all module case and handle surfaces outside of the cage must comply with applicable touch temperature requirements. If the module case temperature will exceed applicable short-term touch temperature limits, a means must be provided to prevent contact with the case during unlatching and removal. Figure 45 and Appendix B show typical handles used to unlatch and remove the module, thereby limiting contact with the module case. Handles are typically low thermal conductivity elastomer and allow for a higher touch temperature, see IEC/UL 60950-1 [9] and Telcordia GR-63-CORE [24].

1 **Appendix A Normative Module and Connector Performance Requirements**

2 **A.1 QSFP-DD/QSFP-DD800 Performance Tables**

3 EIA-364-1000 [7] shall be used to define the test sequences and procedures for evaluating the QSFP-
4 DD/QSFP-DD800 connector systems described in this document. Where multiple test options are available,
5 the manufacturer shall select the appropriate option where not previously specified. The selected procedure
6 should be noted when reporting data. If there are conflicting requirements or test procedures between EIA-364
7 procedures and those contained within this document, this document shall be considered the prevailing
8 authority. Unless otherwise specified, procedures for sample size, data, and collection to be followed as
9 specified in EIA-364-1000. See EIA-364-1000 Annex B for objectives of tests and test groups.

10
11 This document represents the minimum requirements for the defined product. Additional test conditions and
12 evaluations may be conducted within the defined EIA-364-1000 sequences. More extreme test conditions and
13 failure criteria may be imposed and still meet the requirements of this document.

14 **A.2 Test**

15 Table 29 summarizes the performance criteria that are to be satisfied by the connector described in this
16 document. Most performance criteria are validated by EIA-364-1000 testing, but this test suite leaves some
17 test details to be determined. To ensure that testing is repeatable, these details are identified in Table 30.
18 Finally, testing procedures used to validate any performance criteria not included in EIA-364-1000 are provided
19 in Table 31.
20

Table 29- Form Factor Performance Requirements

Performance Parameters	Description/ Details	Requirements
Mechanical/ Physical Tests		
Plating Type	Plating type on connector contacts	Precious (refer to 7.5 for plating details)
Surface Treatment	Surface treatment on connector contacts; if surface treatment is applied, Test Group 6 is required	Manufacturer to specify
Wipe length	Designed distance a contact traverses over a mating contact surface during mating and resting at a final position. If less than 0.127 mm, test group 6 is required	Manufacturer to specify
Rated Durability Cycles	The expected number of durability cycles a component is expected to encounter over the course of its life	Connector/ cage: 100 cycles Module: 50 cycles
Mating Force ¹	Amount of force needed to mate a module with a connector when latches are deactivated	QSFP module: 60 N MAX QSFP-DD module: 90 N MAX
Unmating Force ¹	Amount of force needed to separate a module from a connector when latches are deactivated	QSFP module: 30 N MAX QSFP-DD module: 50 N MAX
Latch Retention ¹	Amount of force the latching mechanism can withstand without unmating	QSFP module: 90 N MIN QSFP-DD module: 90 N MIN
Cage Latch Strength ¹	The amount of force that the cage latches can hold without being damaged.	125 N MIN
Cage Retention to Host Board ¹	Amount of force a cage can withstand without separating from the host board	114 N MIN
Environmental Requirements		
Field Life	The expected service life for a component	10 years
Field Temperature ²	The expected service temperature for a component	65°C
Electrical Requirements		
Current	Maximum current to which a contact is exposed in use	0.5 A per signal contact MAX 1.5 A per power contact MAX
Operating Rating Voltage	Maximum voltage to which a contact is exposed in use	30 V DC per contact MAX
Note: 1. These performance criteria are not validated by EIA-364-1000 testing, see Table 31 for test procedures and pass/fail criteria. 2. Field temperature is the ambient air temperature around the component.		

1 Table 30 describes the details necessary to perform the tests described in the EIA-364-1000 test sequences.
 2 Testing shall be done in accordance with EIA-364-1000 and the test procedures it identifies in such a way that
 3 the parameters/ requirements defined in Table 29 are met. Any information in this table supersedes EIA-364-
 4 1000.
 5
 6

Table 30- EIA-364-1000 Test Details

Performance Parameters	Description/ Details	Requirements
Mechanical/ Physical Tests		
Durability (preconditioning)	EIA-364-09 To be tested with connector, cage, and module. Latches may be locked out to aid in automated cycling.	No evidence of physical damage
Durability ¹	EIA-364-09 To be tested with connector, cage, and module. Latches may be locked out to aid in automated cycling.	No visual damage to mating interface or latching mechanism
Environmental Tests		
Cyclic Temperature and Humidity	EIA-364-31 Method IV omitting step 7a Test Duration B	No intermediate test criteria
Vibration	EIA-364-28 Test Condition V Test Condition Letter C Test set-up: Connectors may be restrained by a plate that replicates the system panel opening as defined in this specification. External cables may be constrained to a non-vibrating fixture a minimum of 8 inches from the module. For cabled connector solutions: Wires may be attached to PCB or fixed to a non-vibrating fixture.	No evidence of physical damage -AND- No discontinuities longer than 1 μ s allowed
Mixed Flowing Gas	EIA-364-65 Class II See Table 4.1 in EIA-364-1000 for exposure times Test option Per EIA-364-1000 option 3	No intermediate test criteria
Electrical Tests		
Low Level Contact Resistance ²	EIA-364-23 20 mV DC Max, 100 mA Max To include wire termination or connector-to-board termination	20 m Ω Max change from baseline
Dielectric Withstanding Voltage	EIA-364-20 Method B 300 VDC minimum for 1 minute Applied voltage may be product / application specific	No defect or breakdown between adjacent contacts -AND- 1 mA Max Leakage Current
Notes:		
1. If the durability requirement on the connector is greater than that of the module, modules may be replaced after their specified durability rating. 2. The first low level contact resistance reading in each test sequence is used to determine a baseline measurement. Subsequent measurements in each sequence are measured against this baseline.		


1 Table 31 describes the testing procedures necessary to validate performance criteria not validated by EIA-364-
 2 1000 testing. The tests are to be performed in such a way that the parameters/ requirements defined in Table
 3 29 are met.
 4
 5

Table 31- Additional Test Procedures


Tests	Test Descriptions and Details	Pass/ Fail Criteria
Mechanical/ Physical Tests		
Mating Force ¹	EIA-364-13	Refer to Table 29 -AND- No physical damage to any components
Unmating Force ¹	To be tested with cage, connector, and module. Latching mechanism deactivated (locked out).	
Latch Retention ¹	EIA-364-13 To be tested with cage, connector, and module. Latching mechanism engaged (not locked out).	
Latch Strength	An axial load applied using a static load or ramped loading to the specified load. To be tested with cage, connector, and module or module representative tool without heat sinks Latching mechanism engaged (not locked out).	
Cage Retention to Host Board	Tested with module, module analog, or fixtures mated to cage. Pull cage in a direction perpendicular to the board at a rate of 25.4mm/min to the specified force.	
Electrical Tests		
Current	EIA-364-70 Method 3, 30-degree temperature rise Contacts energized: All signal and power contacts energized simultaneously	Refer to Table 29 for current magnitude
Note: 1. Values listed in Table 29 apply with or without the presence of a riding heat sink.		

1 **Appendix B Informative overall module length with elastomeric handle**

2 Figure 103 and Figure 104 show flexible elastomeric handles attached to the QSFP-DD/QSFP-DD800 module
3 latches (13.5 mm REF is the height of latch and not the heartsink). Handle ends for Types 1, Type 2A, and,
4 Type 2B modules should be aligned independent of module case extension. Type 1 modules should meet the
5 overall length of 118 mm maximum per Figure 103 with a handle length of approximately 50mm. Type 2
6 modules should comply with Figure 104 and have reduced handle length equal to the module case length
7 extension.
8



9 **Figure 103: Informative overall module length with handle for Type 1 module**



12 **Figure 104: Informative overall module length with handle for Type 2A and Type 2B modules**

Appendix C Informative QSFP-DD/QSFP-DD800 module heat sink Type 2A and 2B examples

This appendix contains several designs examples of higher power Type 2A and 2B QSFP-DD/QSFP-DD800 with integrated nose heat sinks.

Thermal design is system dependent; however, systems seeking to maximize the benefit of the external heat sink of Type 2A and 2B modules should consider minimizing bypass of airflow through the external heat sink. Type 2A and 2B modules have a heatsink on the nose of the module. The QSFP-DD800 type 2B modules are taller and can only be used in QSFP-DD800 stack cages as the ports on a stacked QSFP-DD800 cage are separated by 1.7 mm more than QSFP-DD cages in section 7.7. However, a Type 2A module can be used in all hosts.

One potential method is to use a minimal gap between the outer surface of the front panel and the trailing edge of the external heat sink fins as shown in this appendix. Type 2A and 2B example modules insertion are shown in Figure 105. Type 2A and Type 2B examples of 1X1 bezel design are shown in Figure 106. Example of 2X1 bezel design is shown in Figure 107. Type 2A and Type 2B extruded heat sink examples are shown in Figure 108. Type 2A and Type 2B die cast heat sinks with metal cover examples are shown in Figure 109. Type 2A and Type 2B zipper fin heat sink examples are shown in Figure 110.

Dimensions A, B, and C for Type 2A and 2B heat sinks in Figure 107, Figure 108, Figure 109, and Figure 110 are given in Table 32. All dimensions shall have dimension tolerance of +/-0.1 mm.

Table 32- Dimensions for QSFP-DD/QSFP-DD800 and Module Type 2A/2B

Module Type	Dimension A	Dimensions	Module Type 2A	Module Type 2B
QSFP-DD	25.7 mm	B (max)	3.4 mm	5.1 mm
QSFP-DD800	27.83 mm	C (REF)	13.5 mm	15.2 mm




Figure 105: Example of single and dual stacked QSFP-DD/QSFP-DD800 module insertions

1
2
3
4
5





Figure 106: Type 2A and 2B example of 1X1 bezel design

1
2
3
4



OPTIONAL BEZEL CUTOUTS
FOR AIR FLOW ARE SHOWN
FOR REFERENCE
QUANTITY AND SIZE OF CUTOUTS
ARE NOT DEFINED BY THIS SPECIFICATION




Figure 107: Type 2A and 2B example of 2X1 bezel design

1
2
3




Figure 108: Example of extruded Heat Sink

1
2
3






Figure 109: Example of die Cast Heat Sink with Metal Cover

1
2
3




Figure 110: Example of zipper Fin Heat Sink

1
2
3

Appendix D QSFP-DD800 Cage and Heat Sink Mechanism and EMI fingers

This Annex details is an optional QSFP-DD800 compliant cage design which can provide improved EMI and thermal performance. Implementation of this option does not require a change to the host PCB layout, front panel cutout or the module.

D.1 Introduction

The QSFP-DD800 cage design is an integral element of the EMI and thermal design strategy in QSFP-DD800 based architectures. In this annex a cage design is described with features specifically targeting these design elements. The key features are as follows:

- a) A dual row EMI spring clip which has been shown to enhance the shielding performance of the cage
- b) A heat sink attach mechanism which has been shown to enhance the heat dissipation properties of the module when inserted into the cage.

D.2 Mechanical Definition

D.3 EMI Spring Clip

Figure 111 illustrates the connection of the transceiver to the front panel using a dual contact EMI spring clip. The additional connection provided by path #2 in Figure 111 serves to reduce the transfer impedance of this connection resulting in improved shielding performance. Figure 112 shows the detail of the EMI spring clip.




Figure 111: Dual grounding path for EMI spring clip




Figure 112: EMI spring clip

D.4 Heat Sink Attach Mechanism

A cage and heat sink attached mechanism is shown in Figure 113 and Figure 114. This cage implementation maximizes the heat sink surface area and the corresponding module heat dissipation. This cage design relies on integrated heat sink clips at the front and rear of the cage. This approach reduces part count and allows for the use of a heat sink that is the full length of the cage. This cage design also incorporates an EMI latch shield. This optional shield covers an aperture in the cage due to the latching mechanism resulting in improved shielding performance.




Figure 113: Cage with integrated heat sink clips and EMI latch shield




Figure 114: 1xn cage (side view)

D.5 Host PCB Layout

The features identified in this Annex do not impact the host PCB layout. Footprint compatibility permits the cage implementation in the Annex to be applied in designs with more challenging EMI and thermal objectives.

D.6 Front Panel Cutout


The EMI spring clip and cage design does not require a change to the front panel cutout allowing for mechanical design compatibility between different cage options.

1 **Appendix E Informative QSFP-DD800 2x1 Cabled Connector and Cage**

2 This Annex details is an optional QSFP-DD800 compliant cage design which can provide improved EMI and
3 thermal performance. Implementation of this option does not require a change to the host PCB layout, front
4 panel cutout or the module.
5

6 **E.1 2x1 Cabled Upper Connector/Cage**

7 The 2x1 mechanical outline for the 100 Gb/s cabled connector/cage contains an upper cabled port and a lower
8 SMT port. The lower SMT port is identical to the 1x1 connector/cage in section 8.4. The upper
9 connector/cage contains low speed and power contacts that are press fit to the PCB and high-speed signal
10 contacts that are connected to cables. The cables are routed from the upper connector cage port to the host
11 ASIC. This specification does not define the cable construction or the near ASIC connection. The
12 connector/cage defined in this section is illustrated in Figure 115. All pluggable modules and direct attach
13 cable plugs (Type 1, Type 2, Type 2A, and Type 2B) must mate to the connectors and cages defined in this
14 specification.
15
16



17 **E.2**

18 **Figure 115: 2x1 Cabled upper connector/cage**
19
20

E.3 2x1 cabled connector/cage Electrical Connector Mechanical

The 2x1 stacked cabled cage is illustrated in Figure 116. Figure 117 shows the stacked connector placement over the surface mount lower connector. Figure 118 shows the lower surface mount connector attached to the host PCB, the upper cabled connector and the 2x1 cage placement prior to press fit into the host PCB. Cabled cage and connector detailed drawings are shown in Figure 120 and Figure 121.




Figure 116: 2x1 Cabled upper connector/cage illustration





Figure 117: Cabled upper connector over existing surface mount connector

1
2

3
4
5
6




Figure 118: Lower SMT connector, upper press fit connector, and the 2x1 cage

1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.
2. ALL DIMENSIONS ARE IN MILLIMETERS.
3. DIMENSIONS FROM INSIDE SURFACES OF SPRING FINGERS WHEN FULLY DEPRESSED
4. CONNECTOR REMOVED FOR CLARITY
5. APPLIES TO ALL SPRING FINGERS ON ALL SIDES
6. EXTERNAL CAGE DIMENSIONS DOES, NOT INCLUDE FOLDING TABS
7. LENGTH OF CAGE AND SIGNAL TAILS
8. PRESS FIT CAGE PINS APPLY TO RIGHT SIDE OF CAGE
9. PRESS FIT CAGE PINS APPLY TO LEFT SIDE OF CAGE
10. PRESS FIT OFFSET BETWEEN RIGHT AND LEFT SIDE OF CAGE
11. DIMENSIONS INCLUDE BACKCOVER
12. SIZE AND POSITION OF CAGE AND CONNECTOR PRESS FIT PINS SHALL BE DEFINED BY EACH SUPPLIER BASED UPON THE PCB FORMAT FOOTPRINT LAYOUT
13. CAVITY FOR HEATSINK IS OPTIONAL
14. CONTACT PIN DIMENSION MEASURED FROM DATUM T
15. CONTACT PIN DIMENSION MEASURED FROM DATUM T1

1
2

QSFP-DD800 Cabled Upper Connector




Figure 119: 2x1 Cabled over SMT connector and cage - Top View

3
4
5
6




Figure 120: 2x1 Cabled over SMT connector and cage – Side View

1
2
3
4





Figure 121: Cabled upper connector and surface mount connector dimensions

1
2
3

4
5
6
7
8


1 **E.4 2x1 Cabled Connector and Cage host PCB layout**

2 A typical host board mechanical layout for attaching the QSFP-DD800 2x1 stacked cabled Connector and
3 Cage system is shown in Figure 122, however this is only a recommendation. The location of the pattern on
4 the host board is application specific. To achieve 112 Gbps performance pad dimensions and associated
5 tolerances must be adhered to and attention paid to the host board layout. The upper QSFP-DD800 cabled
6 non high-speed contacts are press fitted into host board as shown in Figure 122, for low speed signals and
7 Gnd/Vcc contact mapping see Figure 2. Cage system ground and power must be provided through the press-
8 fit pins or dedicated cable power delivery and not through the cable shield.
9

10 Host PCB requirements notes:


1 THE ENTIRE AREA UNDER THE CONNECTOR (INSIDE DOTTED BOX) IS TO
BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.

2 HATCHED AREAS REPRESENT ZONES ON THE PCB THAT COME IN
CONTACT WITH OR ARE CLOSE PROMIMITY TO THE PLASTIC HOUSING OR THE
CONNECTOR CAGE. INDICATED AREAS TO BE CONSIDERED TRACE FREE.



NOTE: THIS AREA MUST BE DESIGNED TO AVOID ANY TRACES OR COMPONENTS TOUCHING THE BOTTOM OF THE CAGE OR CONNECTOR

1



DETAIL A

Figure 122: 2x1 Cabled upper connector/cage host board connector contacts

2
3
4
5
6
7

**End of
Document**